YAMAHA L S I

YAC512

2-Channel Floating D/A Converter

OUTLINE

ź

1


The YAC512 is a floating D/A converter with 10-bit mantissa and 7-step exponent. It can produce analog output of 16-bit dynamic range. It is suitable for YMF262 (OPL3) and other stereo sound source LSI.

FEATURES

- 2-channel floating D/A converter.
- 16-bit dynamic range.
- 16-bit digital data is converted to floating data internally.
- Analog output is easily available by external buffer operational amplifiers.
- Built-in analog switches for sample-hold.
- Si-gate C-MOS process and accurate thin film resistor.
- 5V single power supply.
- 16-pin plastic SOP (YAC512-M).

	V	AMAHA COR	
-	9945524 0002060 9		YAC512 CATALOG CATALOG No. : LSI-4AC5124 1994.04
This Material			 -

PIN CONFIGURATION



PIN FUNCTION

No.	Name	I/O	Function			
1	VDD	-	+5V power supply			
2	vss	-	Ground			
3	VDD	-	+5V power supply			
4	DIN	I	Digital data input serial data			
5	CLK	I	bit clock			
6	FSEL	I	Data format select ('H'; offset binary, 'L'; 2's complement)			
7	SMP2	I	Digital data input CH1 latch/CH2 sample signal			
8	SMP1	I	CH2 latch/CH1 sample signal			
9	TST1	I	LSI test terminal (connect to VDD terminal normally)			
10	CH1	OA	Analog switch CH1 output			
11	CH2	OA	Analog switch CH2 output			
12	SWIN	IA	Analog switch CH1/CH2 common input			
13	AOUT	OA	CH1/CH2 analog output (connect to SWIN terminal via OP-AMP.)			
14	MP	IA	Analog shifter reference voltage input (bias with 1/2VDD)			
15	TST2	0	LSI test terminal (disconnect normally)			
16	CV	-A	DAC center voltage terminal (connect to MP terminal via OP-AMP.)			

.

Note) A; Analog terminal

🔳 9945524 0002061 833 🖿

2


1

ĺ

100

į

BLOCK DIAGRAM



FUNCTION DESCRIPTION

16-bit serial data synchronized with CLK clock is inputted to DIN terminal and latched when SMP1 and SMP2 fall.

Inputted data is converted to floating data and its mantissa and exponent are sent to 10-bit DAC and 7-step analog shifter respectively.

D/A voltage determined by this floating data is outputted from AOUT terminal and inputted to SWIN terminal via buffer operational amplifier for sample-hold.

Built-in CH1 (CH2) analog switch is ON when SMP1='H' (SMP2='H') and analog signals are outputted to CH1 and CH2 terminal.

CH1 (CH2) output voltage is held with external capacitor connected to CH1 (CH2) terminal when SMP1 ='L' (SMP2='L').


CV terminal voltage is 1/2VDD determined by internal resistors.

Put 10μ F external capacitor for stabilizing and connect CV to MP terminal via operational amplifier.


🛚 9945524 0002062 77T 📰

YAMAHA

INPUT FORMAT



SAMPLE CIRCUIT



• Recommended conditions

- (1) Use regulated and low output impedance power supply such as 78×05 series regulator.
- NJM4560, NJM2100 and compatible buffer OP-AMPs are recommended.
 offset: within ±2.0mV
 through rate: 4V/µsor more
- (3) Recommended circuit values
 CSH=2700pF (sample-hold capacitor)
 CTB=33~68pF
 RCOM=33Ω

M 9945524 0002063 606 M

This Material Copyrighted By Its Respective Manufacturer

4

t

1

ĩ

(

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	
Power supply voltage	VDD	-0.3 - 7.0	v	
Input voltage	VI	$-0.3 \sim VDD + 0.3$	v	
Operating voltage	Тор	0~70	°C	
Storing temperature	Tstg	$-50 \sim 125$	°C	

2. Recommended Operating Conditions

Parameter	Symbol	Min.	Min. Typ.		Unit	
Power supply voltage	VDD	4.75	5.00	5.25	v	
Operating voltage	Тор	0	25	70	°C	

3. DC Characteristics (Conditions; Ta=0~70°C, VDD=5.0±0.25V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power consumption	w	VDD=5.0V			30	mW
Input voltage H level	VIH	*1	0.66Vdd			v
Input voltage L level	VIL	*1			0.30VDD	\mathbf{v}
Input leakage current	ILK	*1			0.001	μA
Input capacitance	Сі	*1			5	pF

*1) Applicable to CLK, DIN, SMP1, SMP2


4. DC Characteristics (Conditions; $Ta=0 \sim 70^{\circ}C$, $VDD=5.0 \pm 0.25V$)

Parameter	Symbol	Min.	Тур.	Max.	Unit
CLK clock frequency	fc	0.65	3.2	6.0	MHz
H level time	tн	100			ns
rise time	tr			30	ns
fall time	tf			30	ns
DIN, SMP1, SMP2					
setup time	tos	50			ns
transition time	tdt			30	ns


9945524 0002064 542 **-**

}

• CLK timing



• DIN, SMP1, SMP2 timing



5. Analog Characteristics (Conditions; Ta=25°C, VDD=5.0V, measured by sample circuit)


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Maximum output amplitude	Vo			2.5		v
Total harmonic distortion	THD 0	1 KHz, 0dB		0.09	0.18	%
	THD20	1 KHz, -20dB		0.07	0.20	%
	THD40	1 KHz, -40dB		0.25	0.65	%
Dynamic range	DR			16		bit
Signal noise ratio	S/N	1 KHz, 0dB		86		dB
Cross talk	СТ	1 KHz, 0dB		-72		dB

9945524 0002065 489

6

EXTERNAL DIMENSIONS

●YAC512-M




ĺ

-

9945524 0002066 315 📟

)

The specifications of this product are subject to improvement changes without prior notice.



9945524 0002067 251 🎟