M6809PM (AD)

# MC6809-MC6809E 8-BIT MICROPROCESSOR PROGRAMMING MANUAL

Original Issue: March 1, 1981

© MOTOROLA INC., 1981

# **TABLE OF CONTENTS**

Paragraph No.

Title

Page No.

.

· · ·

## SECTION 1 GENERAL DESCRIPTION

1.1	Introduction	1-1
1.2	Features	1-1
1.3	Software Features	1-2
1.4	Programming Model	
1.5	Index Registers (X, Y)	1-3
1.6	Stack Pointer Registers (U, S)	
1.7	Program Counter (PC)	1-4
1.8	Accumulator Registers (A, B, D)	1-4
1.9	Direct Page Register (DP)	
1.10	Condition Code Register (CC)	1-4
1.10.1	Condition Code Bits	1-5
1.10.1.1	Half Carry (H), Bit 5	1-5
1.10.1.2	Negative (N), Bit 3	1-5
1.10.1.3	Zero (Z), Bit 2	
1.10.1.4	Overflow (V), Bit 1	1-5
1.10.1.5	Carry (C), Bit 0	1-5
1.10.2	Interrupt Mask Bits and Stacking Indicator	1-5
1.10.2.1	Fast Interrupt Request Mask (F), Bit 6	1-5
1.10.2.2	Interrupt Request Mask (I), Bit 4	1-5
1.10.2.3	Entire Flag (E), Bit 7	1-6
1.11	Pin Assignments and Signal Description	1-6
1.11.1	MC6809 Clocks	1-6
1.11.1.1	Oscillator (EXTAL, XTAL)	1-6
1.11.1.2	Enable (E)	1-7
1.11.1.3	Quadrature (Q)	1-7
1.11.2	MC6809E Clocks (E and Q)	1-7
1.11.3	Three State Control (TSC) (MC6809E)	1-7
1.11.4	Last Instruction Cycle (LIC) (MC6809E)	1-7
1.11.5	Address Bus (A0-A15)	1-7
1.11.6	Data Bus (D0-D7)	1-7
1.11.7	Read/Write (R/W)	1-8
1.11.8	Processor State Indicators (BA, BS)	1-8
1.11.8.1	Normal	1-8
1.11.8.2	Interrupt or Reset Acknowledge	1-8
1.11.8.3	Sync Acknowledge	1-8

#### Paragraph No.

Title

Page No.

1.11.8.4	Halt/Bus Grant	1-8
1.11.9	Reset (RESET)	
1.11.10	Interrupts	1-9
1.11.10.1	Non-Maskable Interrupt (NMI)	1-9
1.11.10.2	Fast Interrupt Request (FIRQ)	1-9
1.11.10.3	Interrupt Request (IRQ)	1-9
1.11.11	Memory Ready (MRDY) (MC6809)	1-9
1.11.12	Advanced Valid Memory Address (AVMA) (MC6809E)	1-10
1.11.13	Halt (HALT)	1-10
1.11.14	Direct Memory Access/Bus Request (DMA/BREQ) (MC6809)	
1.11.15	Busy (MC6809E)	1.10
1.11.16	Power	1-11

### SECTION 2 ADDRESSING MODES

2.1	Introduction	2-1
2.2	Addressing Modes	2-1
2.2.1	Inherent	2-1
2.2.2	Immediate	2-1
2.2.3	Extended	2.2
2.2.4	Direct	
2.2.5	Indexed	2-2
2.2.5.1	Constant Offset from Register	2.2
2.2.5.2	Accumulator Offset from Register	2-3
2.2.5.3	Autoincrement/Decrement from Register	2-3
2.2.5.4	Indirection	2-4
2.2.5.5	Extended Indirect	2-4
2.2.5.6	Program Counter Relative	2-4
2.2.6	Branch Relative	2-4

### SECTION 3 INTERRUPT CAPABILITIES

3.1	Introduction	
3.2	Non-Maskable Interrupt (NMI)	
3.3	Fast Maskable Interrupt Request (FIRQ)	
3.4	Normal Maskable Interrupt Request (IRQ)	
3.5	Software Interrupts (SWI, SWI2, SWI3)	
<b>J.</b> J	outware interrupts (offic, offic, offic)	

### TABLE OF CONTENTS (CONCLUDED)

Paragraph No.

Title

Page No.

### SECTION 4 PROGRAMMING

4.1	Introduction	.4-1
4.1.1	Position-Independence	
4.1.2	Modular Programming	
4.1.2.1	Local Storage	
4.1.2.2	Global Storage	
4.1.3	Reentrancy/Recursion	.4-2
4.2	M6809 Capabilities	
4.2.1	Module Construction	.4-2
4.2.1.1	Parameters	
4.2.1.2	Local Storage	
4.2.1.3	Global Storage	
4.2.2	Position-Independent Code	
4.2.3	Reentrant Programs	
4.2.4	Recursive Programs	.4-5
4.2.5	Loops	.4-5
4.2.6	Stack Programming	
4.2.6.1	M6809 Stacking Operations	.4-6
4.2.6.2	Subroutine Linkage	
4.2.6.3	Software Stacks	.4-8
4.2.7	Real Time Programming	
4.3	Program Documentation	
4.4	Instruction Set	.4-9

### APPENDIX A INSTRUCTION SET DETAILS

A.1	IntroductionA-1
	NotationA-1
	Instructions (listed in alphabetical order)A-3

### APPENDIX B ASSIST09 MONITOR PROGRAM

B.1	General Description	B-1
B.2	Implementation Requirements	B-1
B.3	Interrupt Control	
B.4	Initialization	

#### Paragraph No.

#### Title

Page No.

B.5	Input/Output Control	B-4
B.6	Command Format	······································
B.7	Command List	B-0
B.8	Commands	D-J
D.0	Breakpoint	D-O
	Call	<b>D-</b> 0
	Display	B-7
	Encode	B-7
	Go	<b>D-</b> O
	Load	D+O
	Momony	D-д
	Noll	D-IV
	Offset	B-10
	Dunch	D-11
	Register	B-11
	Stievel	B-12
	Traca	D-12
	Vorify	D-13
	Window	B-13
<b>D</b> O	Services	B-14
B.9	BKPT	B-15
	INCHP	B-15
	MONITR	B-16
	OUTCH	B-17
	OUT2HS	B-17
	OUT2HS OUT4HS	B-18
	PAUSE	B-18
	PAUSE PCRLF	B-19
	PORLFPDATA	В-19
	PDATA	B-20
	SPACE	B-21
	VTRSW	B-21
<b>D</b> 40	VIRSW Vector Swap Service	B-22
B.10	ACIA	B-23
	ACIAAVTBL	B-23
	.AVTBL	B-24
	.BSDTA	B-24
	.BSOFF	B-25
	,BSON	
	.CIDTA	B-26
	.CIOFF	B-26
	.CION	B-27
	.CMDL1 .CMDL2	B-28
	.CMDL2	

.

Paragraph No.

**B.11** 

#### Title

Page No.

CODTA	B-28
.COOFF	B-29
.COON	B-29
.ECHO	B-30
.FIRQ	B-30
.HSDATA	B-31
.IRQ	
.NMI	B-32
.PAD	B-32
.PAUSE	B-33
.PTM	B-33
.RESET	B-34
.RSVD	B-34
.SWI	B-35
.SWI2	B-35
.SWI3	B-36
Monitor Listing	B-37

### APPENDIX C MACHINE CODE TO INSTRUCTION CROSS REFERENCE

### APPENDIX D PROGRAMMING AID

D.1	IntroductionE	)-'	1
-----	---------------	-----	---

### APPENDIX E ASCII CHARACTER SET

E.1	Introduction	E-1
E.2	Character Representation and Code Identification	
E.3	Control Characters	
E.4	Graphic Characters	

.

Title

Page No.

### APPENDIX F OPCODE MAP

F.1	IntroductionF-1	
F.2	Opcode MapF-1	

### APPENDIX G PIN ASSIGNMENTS

G	-1
	G

### APPENDIX H CONVERSION TABLES

H.1	Introduction	H-1
H.2	Powers of 2; Powers of 16	
H.3	Hexadecimal and Decimal Conversion	
H.3.1	Converting Hexadecimal to Decimal	
H.3.2	Converting Decimal to Hexadecimal	H·2

## LIST OF ILLUSTRATIONS

Page No.
1-3
1-4
1-6
Instructions2-2
3-5
B-2
E-1
G-1

# LIST OF TABLES

Table No.	Title	Page No.
1-1	BA/BS Signal Encoding	1-8
2.1	Postbyte Usage for Indexed Addressing Modes	2-3
3-1	Interrupt Vector Locations	3-1
4-1	Instruction Set	4.9
4-2	8-Bit Accumulator and Memory Instructions	4-11
4-3	16-Bit Accumulator and Memory Instructions	
4-4	Index/Stack Pointer Instructions	
4-5	Branch Instructions	
4-6	Miscellaneous Instructions	
A-1	Operation Notation	A·1
A-2	Register Notation	A·2
B-1	Command List	B-5
B-2	Services	B-14
B-3	Vector Table Entries	
C-1	Machine Code to Instruction Cross Reference	C·2
D-1	Programming Aid	D-1
E-1	Control Characters	E-2
E•2	Graphic Characters	E-3
F-1	Opcode Map	F-2
F-2	Indexed Addressing Mode Data	F-3
H-1	Powers of 2; Powers of 16	H-1
H-2	Hexadecimal and Decimal Conversion Chart	H-2

### SECTION 1 GENERAL DESCRIPTION

#### **1.1 INTRODUCTION**

This section contains a general description of the Motorola MC6809 and MC6809E Microprocessor Units (MPU). Pin assignments and a brief description of each input/output signal are also given. The term MPU, processor, or M6809 will be used throughout this manual to refer to both the MC6809 and MC6809E processors. When a topic relates to only one of the processors, that specific designator (MC6809 or MC6809E) will be used.

### 1.2 FEATURES

The MC6809 and MC6809E microprocessors are greatly enhanced, upward compatible, computationally faster extensions of the MC6800 microprocessor.

Enhancements such as additional registers (a Y index register, a U stack pointer, and a direct page register) and instructions (such as MUL) simplify software design. Improved addressing modes have also been implemented.

Upward compatibility is guaranteed as MC6800 assembly language programs may be assembled using the Motorola MC6809 Macro Assembler. This code, while not as compact as native M6809 code, is, in most cases, 100% functional.

Both address and data are available from the processor earlier in an instruction cycle than from the MC6800 which simplifies hardware design. Two clock signals, E (the MC6800  $\phi$ 2) and a new quadrature clock Q (which leads E by one-quarter cycle) also simplify hardware design.

A memory ready (MRDY) input is provided on the MC6809 for working with slow memories. This input stretches both the processor internal cycle and direct memory access bus cycle times but allows internal operations to continue at full speed. A direct memory access request (DMA/BREQ) input is provided for immediate memory access or dynamic memory refresh operations; this input halts the internal MC6809 clocks. Because the processor's registers are dynamic, an internal counter periodically recovers the bus from direct memory access operations and performs a true processor refresh cycle to allow unlimited length direct memory access operation. An interrupt acknowledge signal is available to allow development of vectoring by interrupt device hardware or detection of operating system calls.

Three prioritized, vectored, hardware interrupt levels are available: non-maskable, fast, and normal. The highest and lowest priority interrupts, non-maskable and interrupt request respectively, are the normal interrupts used in the M6800 family. A new interrupt on this processor is the fast interrupt request which provides faster service to its interrupt input by only stacking the program counter and condition code register and then servicing the interrupt.

Modern programming techniques such as position-independent, system independent, and reentrant programming are readily supported by these processors.

A Memory Management Unit (MMU), the MC6829, allows a M6809 based system to address a two megabyte memory space. Note: An arbitrary number of tasks may be supported — slower — with software.

This advanced family of processors is compatible with all M6800 peripheral parts.

#### **1.3 SOFTWARE FEATURES**

Some of the software features of these processors are itemized in the following paragraphs. Programs developed for the MC6800 can be easily converted for use with the MC6809 or MC6809E by running the source code through a M6809 Macro Assembler or any one of the many cross assemblers that are available.

The addressing modes of any microprocessor provide it with the capability to efficiently address memory to obtain data and instructions. The MC6809 and MC6809E have a versatile set of addressing modes which allow them to function using modern programming techniques.

The addressing modes and instructions of the MC6809 and MC6809E are upward compatible with the MC6800. The old addressing modes have been retained and many new ones have been added.

A direct page register has been added which allows a 256 byte "direct" page anywhere in the 64K logical address space. The direct page register is used to hold the most-significant byte of the address used in direct addressing and decrease the time required for address calculation.

Branch relative addressing to anywhere in the memory map (-32768 to +32767) is available.

Program counter relative addressing is also available for data access as well as branch instructions.

The indexed addressing modes have been expanded to include:

0-, 5-, 8-, 16-bit constant offsets,

8- or 16-bit accumulator offsets,

autoincrement/decrement (stack operation).

In addition, most indexed addressing modes may have an additional level of indirection added.

Any or all registers may be pushed on to or pulled from either stack with a single instruction.

A multiply instruction is included which multiplies unsigned binary numbers in accumulators A and B and places the unsigned result in the 16-bit accumulator D. This unsigned multiply instruction also allows signed or unsigned multiple precision multiplication.

#### 1.4 PROGRAMMING MODEL

The programming model (Figure 1-1) for these processors contains five 16-bit and four 8-bit registers that are available to the programmer.



Figure 1-1. Programming Model

### 1.5 INDEX REGISTERS (X, Y)

The index registers are used during the indexed addressing modes. The address information in an index register is used in the calculation of an effective address. This address may be used to point directly to data or may be modified by an optional constant or register offset to produce the effective address.

### **1.6 STACK POINTER REGISTERS (U, S)**

Two stack pointer registers are available in these processors. They are: a user stack pointer register (U) controlled exclusively by the programmer, and a hardware stack pointer register (S) which is used automatically by the processor during subroutine calls

and interrupts, but may also be used by the programmer. Both stack pointers always point to the top of the stack.

These registers have the same indexed addressing mode capabilities as the index registers, and also support push and pull instructions. All four indexable registers (X, Y, U, S) are referred to as pointer registers.

#### 1.7 PROGRAM COUNTER (PC)

The program counter register is used by these processors to store the address of the next instruction to be executed. It may also be used as an index register in certain addressing modes.

#### 1.8 ACCUMULATOR REGISTERS (A, B, D)

The accumulator registers (A, B) are general-purpose 8-bit registers used for arithmetic calculations and data manipulation.

Certain instructions concatenate these registers into one 16-bit accumulator with register A positioned as the most-significant byte. When concatenated, this register is referred to as accumulator D.

### 1.9 DIRECT PAGE REGISTER (DP)

This 8-bit register contains the most-significant byte of the address to be used in the direct addressing mode. The contents of this register are concatenated with the byte following the direct addressing mode operation code to form the 16-bit effective address. The direct page register contents appear as bits A15 through A8 of the address. This register is automatically cleared by a hardware reset to ensure M6800 compatibility.

#### **1.10 CONDITION CODE REGISTER (CC)**

The condition code register contains the condition codes and the interrupt masks as shown in Figure 1-2.



Figure 1-2. Condition Code Register

**1.10.1 CONDITION CODE BITS.** Five bits in the condition code register are used to indicate the results of instructions that manipulate data. They are: half carry (H), negative (N), zero (Z), overflow (V), and carry (C). The effect each instruction has on these bits is given in the detail information for each instruction (see Appendix A).

**1.10.1.1 Half Carry (H), Bit 5.** This bit is used to indicate that a carry was generated from bit three in the arithmetic logic unit as a result of an 8-bit addition. This bit is undefined in all subtract-like instructions. The decimal addition adjust (DAA) instruction uses the state of this bit to perform the adjust operation.

**1.10.1.2 Negative (N), Bit 3.** This bit contains the value of the most-significant bit of the result of the previous data operation.

**1.10.1.3 Zero (Z), Bit 2.** This bit is used to indicate that the result of the previous operation was zero.

**1.10.1.4 Overflow (V), Bit 1.** This bit is used to indicate that the previous operation caused a signed arithmetic overflow.

**1.10.1.5 Carry (C), Bit 0.** This bit is used to indicate that a carry or a borrow was generated from bit seven in the arithmetic logic unit as a result of an 8-bit mathematical operation.

**1.10.2 INTERRUPT MASK BITS AND STACKING INDICATOR.** Two bits (I and F) are used as mask bits for the interrupt request and the fast interrupt request inputs. When either or both of these bits are set, their associated input will not be recognized.

One bit (E) is used to indicate how many registers (all, or only the program counter and condition code) were stacked during the last interrupt.

**1.10.2.1 Fast Interrupt Request Mask (F), Bit 6.** This bit is used to mask (disable) any fast interrupt request line (FIRQ). This bit is set automatically by a hardware reset or after recognition of another interrupt. Execution of certain instructions such as SWI will also inhibit recognition of a FIRQ input.

**1.10.2.2 Interrupt Request Mask (i), Bit 4.** This bit is used to mask (disable) any interrupt request input (IRQ). This bit is set automatically by a hardware reset or after recognition of another interrupt. Execution of certain instructions such as SWI will also inhibit recognition of an IRQ input.

**1.10.2.3 Entire Flag (É), Bit 7.** This bit is used to indicate how many registers were stacked. When set, all the registers were stacked during the last interrupt stacking operation. When clear, only the program counter and condition code registers were stacked during the last interrupt.

The state of the E bit in the stacked condition code register is used by the return from interrupt (RTI) instruction to determine the number of registers to be unstacked.

#### **1.11 PIN ASSIGNMENTS AND SIGNAL DESCRIPTION**

Figure 1-3 shows the pin assignments for the processors. The following paragraphs provide a short description of each of the input and output signals.

	MC6809		MC68	309E
VSS NMI IRO BS BA VCC	1• 2 3 4 5 6	40 0 HALT 39 1 XTAL 38 0 EXTAL 37 1 ŘĚSET 36 1 MRDY 35 3 Q 34 0 E	MC83 VSS 0 1 ● NMI 0 2 IR0 0 3 FIR0 0 4 BS 0 5 BA 0 6 VCC 0 7	40 HALT 39 TSC 38 LIC 37 RESET 36 AVMA 35 Q 34 E
A0 C A1 C A2 C A3 C A4 C A5 C	8 9 10 11 12	34 D E 33 DMA/BREQ 32 R/W 31 D0 30 D1 29 D2 28 D3	A0 0 8 A1 0 9 A2 0 10 A3 0 11 A4 0 12 A5 0 13	34 J E 33 I BUSY 32 J R/W 31 J D0 30 J D1 29 J D2 28 I D3
A6 C A7 C A8 C A9 C A10 C A11 C A12 C	14 15 16 17 18 19	27 0 D4 26 0 D5 25 0 D6 24 0 D7 23 0 A15 22 1 A14 21 0 A13	A6 L 14 A7 L 15 A8 L 16 A9 L 17 A10 L 18 A11 L 19 A12 L 20	27 3 D4 26 3 D5 25 3 D6 24 3 D7 23 3 A15 22 3 A14 21 3 A13

Figure 1-3. Processor Pin Assignments

**1.11.1 MC6809 CLOCKS.** The MC6809 has four pins committed to developing the clock signals needed for internal and system operation. They are: the oscillator pins EXTAL and XTAL; the standard M6800 enable (E) clock; and a new, quadrature (Q) clock.

**1.11.1.1 Oscillator (EXTAL, XTAL).** These pins are used to connect the processor's internal oscillator to an external, parallel-resonant crystal. These pins can also be used for input of an external TTL timing signal by grounding the XTAL pin and applying the input to the EXTAL pin. The crystal or the external timing source is four times the resulting bus frequency.

**1.11.1.2 Enable (E).** The E clock is similar to the phase 2 ( $\phi$ 2) MC6800 bus timing clock. The leading edge indicates to memory and peripherals that the data is stable and to begin write operations. Data movement occurs after the Q clock is high and is latched on the trailing edge of E. Data is valid from the processor (during a write operation) by the rising edge of E.

**1.11.1.3 Quadrature (Q).** The Q clock leads the E clock by approximately one half of the E clock time. Address information from the processor is valid with the leading edge of the Q clock. The Q clock is a new signal in these processors and does not have an equivalent clock within the MC6800 bus timing.

**1.11.2 MC6809E CLOCKS (E and Q).** The MC6809E has two pins provided for the TTL clock signal inputs required for internal operation. They are the standard M6800 enable (E) clock and the quadrature (Q) clock. The Q input must lead the E input.

Addresses will be valid from the processor (on address delay time after the falling edge of E) and data will be latched from the bus by the falling edge of E. The Q input is fully TTL compatible. The E input is used to drive the internal MOS circuitry directly and therefore requires input levels above the normal TTL levels.

**1.11.3 THREE STATE CONTROLS (TSC) (MC6809E).** This input is used to place the address and data lines and the R/W line in the high-impedance state and allows the address bus to be shared with other bus masters.

**1.11.4 LAST INSTRUCTION CYCLE (LIC) (MC6809E).** This output goes high during the last cycle of every instruction and its high-to-low transition indicates that the first byte of an opcode will be latched at the end of the present bus cycle.

**1.11.5 ADDRESS BUS (A0-A15).** This 16-bit, unidirectional, three-state bus is used by the processor to provide address information to the address bus. Address information is valid on the rising edge of the Q clock. All 16 outputs are in the high-impedance state when the bus available (BA) signal is high, and for one bus cycle thereafter.

When the processor does not require the address bus for a data transfer, it outputs address FFFF16, and read/write (R/W) high. This is a "dummy access" of the least-significant byte of the reset vector which replaces the valid memory address (VMA) functions of the MC6800. For the MC6809, the memory read signal internal circultry inhibits stretching of the clocks during non-access cycles.

**1.11.6 DATA BUS (D0-D7).** This 8-bit, bidirectional, three-state bus is the general purpose data path. All eight outputs are in the high-impedance state when the bus available (BA) output is high.

1.11.7 READ/WRITE (R/W). This output indicates the direction of data transfer on the data bus. A low indicates that the processor is writing onto the data bus; a high indicates that the processor is reading data from the data bus. The signal at the R/W output is valid at the leading edge of the Q clock. The R/W output is in the high-impedance state when the bus available (BA) output is high.

1.11.8 PROCESSOR STATE INDICATORS (BA, BS). The processor uses these two output lines to indicate the present processor state. These pins are valid with the leading edge of the Q clock.

The bus available (BA) output is used to indicate that the buses (address and data) and the read/write output are in the high-impedance state. This signal can be used to indicate to bus-sharing or direct memory access systems that the buses are available. When BA goes low, an additional dead cycle will elapse before the processor regains control of the buses.

The bus status (BS) output is used in conjunction with the BA output to indicate the present state of the processor. Table 1-1 is a listing of the BA and BS outputs and the processor states that they indicate. The following paragraphs briefly explain each processor state.

#### Table 1-1. BA/BS Signal Encoding

<u>8A</u>	<u>BS</u>	Processor State
-----------	-----------	-----------------

0	0	Normal (Running)
0	1	Interrupt or Reset Ackn

- 1 Interrupt or Reset Acknowledge
- 0 Sync Acknowledge 1
- 1 Halt/Bus Grant Acknowledged 1

1.11.8.1 Normal. The processor is running and executing instructions.

1.11.8.2 Interrupt or Reset Acknowledge. This processor state is indicated during both cycles of a hardware vector fetch which occurs when any of the following interrupts have occurred: RESET, NMI, FIRQ, IRQ, SWI, SWI2, and SWI3.

This output, plus decoding of address lines A3 through A1 provides the user with an indication of which interrupt is being serviced.

**1.11.8.3 Sync Acknowledge.** The processor is waiting for an external synchronization input on an interrupt line. See SYNC instruction in Appendix A.

1.11.8.4 Hait/Bus Grant. The processor is halted or bus control has been granted to some other device.

**1.11.9 RESET (RESET).** This input is used to reset the processor. A low input lasting longer than one bus cycle will reset the processor.

The reset vector is fetched from locations **\$FFFE** and **\$FFFF** when the processor enters the reset acknolwedge state as indicated by the BA output being low and the BS output being high.

During initial power-on, the reset input should be held low until the clock oscillator is fully operational.

**1.11.10 INTERRUPTS.** The processor has three separate interrupt input pins: nonmaskable interrupt (NMI), fast interrupt request (FIRQ), and interrupt request (IRQ). These interrupt inputs are latched by the falling edge of every Q clock except during cycle stealing operations where only the NMI input is latched. Using this point as a reference, a delay of at least one bus cycle will occur before the interrupt is recognized by the processor.

**1.11.10.1 Non-Maskable Interrupt (NMI).** A negative edge on this input requests that a non-maskable interrupt sequence be generated. This input, as the name indicates, cannot be masked by software and has the highest priority of the three interrupt inputs. After a reset has occurred, a NMI input will not be recognized by the processor until the first program load of the hardware stack pointer. The entire machine state is saved on the hardware stack during the processing of a non-maskable interrupt. This interrupt is internally blocked after a hardware reset until the stack pointer is initialized.

**1.11.10.2 Fast Interrupt Request (FIRQ).** This input is used to initiate a fast interrupt request sequence. Initiation depends on the F (fast interrupt request mask) bit in the condition code register being clear. This bit is set during reset. During the interrupt, only the contents of the condition code register and the program counter are stacked resulting in a short amount of time required to service this interrupt. This interrupt has a higher priority than the normal interrupt request (IRQ).

**1.11.10.3 Interrupt Request (IRQ).** This input is used to initiate what might be considered the "normal" interrupt request sequence. Initiation depends on the I (interrupt mask) bit in the condition code register being clear. This bit is set during reset. The entire machine state is saved on the hardware stack during processing of an IRQ input. This input has the lowest priority of the three hardware interrupts.

**1.11.11 MEMORY READ (MRDY) (MC6809).** This input allows extension of the E and Q clocks to allow a longer data access time. A low on this input allows extension of the E and Q clocks (E high and Q low) in integral multiples of quarter bus cycles (up to 10 cycles) to allow interface with slow memory devices.

Memory ready does not extend the E and Q clocks during non-valid memory access cycles and therefore the processor does not slow down for "don't care" bus accesses. Memory ready may also be used to extend the E and Q clocks when an external device is using the halt and direct memory access/bus request inputs.

**1.11.12 ADVANCED VALID MEMORY ADDRESS (AVMA) (MC6809E).** This output signal indicates that the MC6809E will use the bus in the following bus cycle. This output is low when the MC6809E is in either a halt or sync state.

**1.11.13 HALT.** This input is used to halt the processor. A low input halts the processor at the end of the present instruction execution cycle and the processor remains halted indefinitely without loss of data.

When the processor is halted, the BA output is high to indicate that the buses are in the high-impedance state and the BS output is also high to indicate that the processor is in the halt/bus grant state.

During the halt/bus grant state, the processor will not respond to external real-time requests such as FIRQ or IRQ. However, a direct memory access/bus request input will be accepted. A non-maskable interrupt or a reset input will be latched for processing later. The E and Q clocks continue to run during the halt/bus grant state.

**1.11.14 DIRECT MEMORY ACCESS/BUS REQUEST (DMA/BREQ) (MC6809).** This input is used to suspend program execution and make the buses available for another use such as a direct memory access or a dynamic memory refresh.

A low level on this input occurring during the Q clock high time suspends instruction execution at the end of the current cycle. The processor acknowledges acceptance of this input by setting the BA and BS outputs high to signify the bus grant state. The requesting device now has up to 15 bus cycles before the processor retrieves the bus for self-refresh.

Typically, a direct memory access controller will request to use the bus by setting the DMA/BREQ input low when E goes high. When the processor acknowledges this input by setting the BA and BS outputs high, that cycle will be a dead cycle used to transfer bus mastership to the direct memory access controller. False memory access during any dead cycle should be prevented by externally developing a system DMAVMA signal which is low in any cycle when the BA output changes.

When the BA output goes low, either as a result of a direct memory access/bus request or a processor self-refresh, the direct memory access device should be removed from the bus. Another dead cycle will elapse before the processor accesses memory, to allow transfer of bus mastership without contention.

**1.11.15 BUSY (MC6809E).** This output indicates that bus re-arbitration should be deferred and provides the indivisable memory operation required for a "test-and-set" primitive.

This output will be high for the first two cycles of any Read-Modify-Write instruction, high during the first byte of a double-byte access, and high during the first byte of any indirect access or vector-fetch operation.

**1.11.16 POWER.** Two inputs are used to supply power to the processor: VCC is  $\pm 5.0 \pm 5\%$ , while VSS is ground or 0 volts.

### SECTION 2 ADDRESSING MODES

### 2.1 INTRODUCTION

This section contains a description of each of the addressing modes available on these processors.

### 2.2 ADDRESSING MODES

The addressing modes available on the MC6809 and MC6809E are: Inherent, Immediate, Extended, Direct, Indexed (with various offsets and autoincrementing/decrementing), and Branch Relative. Some of these addressing modes require an additional byte after the opcode to provide additional addressing interpretation. This byte is called a postbyte.

The following paragraphs provide a description of each addressing mode. In these descriptions the term effective address is used to indicate the address in memory from which the argument for an instruction is fetched or stored, or from which instruction processing is to proceed.

**2.2.1 INHERENT.** The information necessary to execute the instruction is contained in the opcode. Some operations specifying only the index registers or the accumulators, and no other arguments, are also included in this addressing mode.

Example: MUL

**2.2.2 IMMEDIATE.** The operand is contained in one or two bytes immediately following the opcode. This addressing mode is used to provide constant data values that do not change during program execution. Both 8- bit and 16-bit operands are used depending on the size of the argument specified in the opcode.

Example: LDA #CR LDB #7 LDA #\$F0 LDB #%1110000 LDX #\$8004

Another form of immediate addressing uses a postbyte to determine the registers to be manipulated. The exchange (EXG) and transfer (TFR) instructions use the postbyte as shown in Figure 2-1(A). The push and pull instructions use the postbyte to designate the registers to be pushed or pulled as shown in Figure 2-1(B).

b7	þ6	b5	b4	b.	3	b2	þ1	ь0
	SOURC	CE (R1)				DESTINA	TION (R	2)
Code*	F	Register		Code*	,	Reg	jister	
0000	۲.	D (A:B)		0101		Program	n Counter	r
0001	;	Kindex		1000		A Acci	umulator	
0010	Y	Index		1001		B Accu	umulator	
0011	USt	ack Pointe	r	1010		Conditi	on Code	
0100	S St	ack Pointe	г	1011		Direc	t Page	

\*All other combinations of bits produce undefined results.

(A) Exchange (EXG) or Transfer (TFR) instruction Postbyte

	<b>b6</b>						
PC	S/U	Y	X	DP	В	Α	CC

PC	= Program Counter
s/u	= Hardware/User Stack Pointer
Y	⇒ Y Index Register
Х	= U Index Register
DP	Direct Page Register
в	= B Accumulator
A	= A Accumulator
СС	= Condition Code Register

(B) Push (PSH) or Pull (PUL) Instruction Postbyte

Figure 2-1. Postbyte Usage for EXG/TFR, PSH/PUL Instructions

**2.2.3 EXTENDED.** The effective address of the argument is contained in the two bytes following the opcode. Instructions using the extended addressing mode can reference arguments anywhere in the 64K addressing space. Extended addressing is generally not used in position independent programs because it supplies an absolute address.

Example: LDA #CAT

**2.2.4 DIRECT.** The effective address is developed by concatenation of the contents of the direct page register with the byte immediately following the opcode. The direct page register contents are the most-significant byte of the address. This allows accessing 256 locations within any one of 256 pages. Therefore, the entire addressing range is available for access using a single two-byte Instruction.

Example: LDA > CAT

**2.2.5 INDEXED.** In these addressing modes, one of the pointer registers (X, Y, U, or S), and sometimes the program counter (PC) is used in the calculation of the effective address of the instruction operand. The basic types (and their variations) of indexed addressing available are shown in Table 2-1 along with the postbyte configuration used.

2.2.5.1 Constant Offset from Register. The contents of the register designated in the postbyte are added to a twos complement offset value to form the effective address of

the instruction operand. The contents of the designated register are not affected by this addition. The offset sizes available are:

No offset — designated register contains the effective address 5-bit — 16 to + 15 8-bit — 128 to + 127 16-bit — 32768 to + 32767

<b>T</b> .11 A.4					
I ADIO 2-1.	Postbyte	Usage t	for indexed	Addressing	Modes

Mode Type	Variation	Direct	Indirect
Constant Offset from Register (twos Complement Offset)	No Offset 5-Bit Offset 8-Bit Offset 16-Bit Offset	1RR00100 ORRnnnn 1RR01000 1RR01001	1RR10100 Defaults to 8-bit 1RR11000 1RR11001
Accumulator Offset from Register (twos Complement Offset)	A Accumulator Offset B Accumulator Offset D Accumulator Offset	1RR00110 1RR00101 1RR01011	1RR10110 1RR10101 1RR11011
Auto Increment/Decrement from Register	Increment by 1 Increment by 2 Decrement by 1 Decrement by 2	1RR00000 1RR00001 1RR00010 1RR00011	Not Allowed 1RR10001 Not Allowed 1RR10011
Constant Offset from Program Counter	8-Bit Offset 16-Bit Offset	1XX01100 1XX01101	1XX11100 1XX11101
Extended Indirect	16-Bit Address	·	10011111

The 5-bit offset value is contained in the postbyte. The 8- and 16-bit offset values are contained in the byte or bytes immediately following the postbyte. If the Motorola assembler is used, it will automatically determine the most efficient offset; thus, the programmer need not be concerned about the offset size.

Examples:	LDA ,X	LDY - 64000,U
	LDB 0,Y	LDA 17,PC
	LDX 64,000	S LDA There, PCR

**2.2.5.2 Accumulator Offset from Register.** The contents of the index or pointer register designed in the postbyte are temporarily added to the twos complement offset value contained in an accumulator (A, B, or D) also designated in the postbyte. Neither the designated register nor the accumulator contents are affected by this addition.

Example:	LDA A,X	LDA D,U
	LDA B,Y	

**2.2.5.3 Autoincrement/Decrement from Register.** This addressing mode works in a postincrementing or predecrementing manner. The amount of increment or decrement, one or two positions, is designated in the postbyte.

In the autoincrement mode, the contents of the effective address contained in the pointer register, designated in the postbyte, and then the pointer register is automatically incremented; thus, the pointer register is postincremented.

In the autodecrement mode, the pointer register, designated in the postbyte, is automatically decremented first and then the contents of the new address are used; thus, the pointer register is predecremented.

	,-X LDY,X	
LDA ,Y + LDX ,Y + + LDA LDA ,S + LDX ,U + + LDA	,-Y LDX ,Y ,-S LDX ,U ,-U LDX ,S	

**2.2.5.4 Indirection.** When using indirection, the effective address of the base indexed addressing mode is used to fetch two bytes which contain the final effective address of the operand. It can be used with all the indexed addressing modes and the program counter relative addressing mode.

**2.2.5.5 Extended Indirect.** The effective address of the argument is located at the address specified by the two bytes following the postbyte. The postbyte is used to indicate indirection.

Example: LDA [\$F000]

**2.2.5.6 Program Counter Relative.** The program counter can also be used as a pointer with either an 8- or 16-bit signed constant offset. The offset value is added to the program counter to develop an effective address. Part of the postbyte is used to indicate whether the offset is 8 or 16 bits.

**2.2.6 BRANCH RELATIVE.** This addressing mode is used when branches from the current instruction location to some other location relative to the current program counter are desired. If the test condition of the branch instruction is true, then the effective address is calculated (program counter plus twos complement offset) and the branch is taken. If the test condition is false, the processor proceeds to the next in-line instruction. Note that the program counter is always pointing to the next instruction when the offset is added. Branch relative addressing is always used in position independent programs for all control transfers.

For short branches, the byte following the branch instruction opcode is treated as an 8-bit signed offset to be used to calculate the effective address of the next instruction if the branch is taken. This is called a short relative branch and the range is limited to plus 127 or minus 128 bytes from the following opcode.

For long branches, the two bytes after the opcode are used to calculate the effective address. This is called a long relative branch and the range is plus 32,767 or minus 32,768

### SECTION 3 INTERRUPT CAPABILITIES

### **3.1 INTRODUCTION**

The MC6809 and MC6809E microprocessors have six vectored interrupts (three hardware and three software). The hardware interrupts are the non-maskable interrupt (NMI), the fast maskable interrupt request (FIRQ), and the normal maskable interrupt request (IRQ). The software interrupts consist of SWI, SWI2, and SWI3. When an interrupt request is acknowledged, all the processor registers are pushed onto the hardware stack, except in the case of FIRQ where only the program counter and the condition code register is saved, and control is transferred to the address in the interrupt vector. The priority of these interrupts is, highest to lowest, NMI, SWI, FIRQ, IRQ, SWI2, and SWI3. Figure 3-1 is a detailed flowchart of interrupt processing in these processors. The interrupt vector locations are given in Table 3-1. The vector locations contain the address for the interrupt routine.

Additional information on the SWI, SWI2, and SWI3 interrupts is given in Appendix A. The hardware interrupts,  $\overline{NMI}$ ,  $\overline{FIRQ}$ , and  $\overline{IRQ}$  are listed alphabetically at the end of Appendix A.

Interrupt	Vector Location			
Description	MS Byte	LS Byte		
Reset (RESET)	FFFE	FFFF		
Non-Maskable Interrupt (NMI)	FFFC	FFFD		
Software Interrupt (SWI)	FFFA	FFFB		
Interrupt Request (IRQ)	FFF8	FFF9		
Fast Interrupt Request (FIRQ)	FFF6	FFF7		
Software Interrupt 2 (SWI2)	FFF4	FFF5		
Software Interrupt 3 (SWI3)	FFF2	FFF3		
Reserved	FFF0	FFF1		

#### Table 3-1. Interrupt Vector Locations

### 3.2 NON-MASKABLE INTERRUPT (NMI)

The non-maskable interrupt is edge-sensitive in the sense that if it is sampled low one cycle after it has been sampled high, a non-maskable interrupt will be triggered. Because the non-maskable interrupt cannot be masked by execution of the non-maskable interrupt handler routine, it is possible to accept another non-maskable interrupt before executing the first instruction of the interrupt routine. A fatal error will exist if a nonmaskable interrupt is repeatedly allowed to occur before completing the return from interrupt (RTI) instruction of the previous non-maskable interrupt request, since the stack will eventually overflow. This interrupt is especially applicable to gaining immediate processor response for powerfail, software dynamic memory refresh, or other non-delayable events.

### 3.3 FAST MASKABLE INTERRUPT REQUEST (FIRQ)

A low level on the FIRQ input with the F (fast interrupt request mask) bit in the condition code register clear triggers this interrupt sequence. The fast interrupt request provides fast interrupt response by stacking only the program counter and condition code register. This allows fast context switching with minimal overhead. If any registers are used by the interrupt routine then they can be saved by a single push instruction.

After accepting a fast interrupt request, the processor clears the E flag, saves the program counter and condition code register, and then sets both the I and F bits to mask any further IRQ and FIRQ interrupts. After servicing the original interrupt, the user may selectively clear the I and F bits to allow multiple-level interrupts if so desired.

### 3.4 NORMAL MASKABLE INTERRUPT REQUEST (IRQ)

A low level on the IRQ input with the I (interrupt request mask) bit in the condition code register clear triggers this interrupt sequence. The normal maskable interrupt request provides a slower hardware response to interrupts because it causes the entire machine state to be stacked. However, this means that interrupting software routines can use all processor resources without fear of damaging the interrupted routine. A normal interrupt request, having lower priority than the fast interrupt request, is prevented from interrupting the fast interrupt handler by the automatic setting of the I bit by the fast interrupt request handler.

After accepting a normal interrupt request, the processor sets the E flag, saves the entire machine state, and then sets the I bit to mask any further interrupt request inputs. After servicing the original interrupt, the user may clear the I bit to allow multiple-level normal interrupts.

All interrupt handling routines should return to the formerly executing tasks using a return from interrupt (RTI) instruction. This instruction recovers the saved machine state from the hardware stack and control is returned to the interrupted program. If the recovered E bit is clear, it indicates that a fast interrupt request occurred and only the program counter address and condition code register are to be recovered.

#### 3.5 SOFTWARE INTERRUPTS (SWI, SWI2, SWI3)

The software interrupts cause the processor to go through the normal interrupt request sequence of stacking the complete machine state even though the interrupting source is the processor itself. These interrupts are commonly used for program debugging and for calls to an operating system.

Normal processing of the SWI input sets the I and F bits to prevent either of these interrupt requests from affecting the completion of a software interrupt request. The remaining software interrupt request inputs (SWI2 and SWI3) do not have the priority of the SWI input and therefore do not mask the two hardware interrupt request inputs (FIRQ and IRQ).



Figure 3-1. Interrupt Processing Flowchart

### SECTION 4 PROGRAMMING

### **4.1 INTRODUCTION**

These processors are designed to be source-code compatible with the M6800 to make use of the substantial existing base of M6800 software and training. However, this asset should not overshadow the capabilities built into these processors that allow more modern programming techniques such as position-independence, modular programming, and reentrancy/recursion to be used on a microprocessor-based system. A brief review of these methods is given in the following paragraphs.

4.1.1 POSITION INDEPENDENCE. A program is said to be "position-independent" if it will run correctly when the same machine code is positioned arbitrarily in memory. Such a program is useful in many different hardware configurations, and might be copied from a disk into RAM when the operating system first sees a request to use a system utility. Position-independent programs never use absolute (extended or direct) addressing: instead, inherent immediate, register, indexed and relative modes are used. In particular, there should be no jump (absolute) or jump to subroutine instructions nor should absolute addresses be used. A position-independent program is almost always preferable to a position-dependent program (although position-independent code is usually 5 to 10% slower than normal code).

4.1.2 MODULAR PROGRAMMING. Modular programming is another indication of quality code. A module is a program element which can be easily disconnected from the rest of the program either for re-use in a new environment or for replacement. A module is usually a subroutine (although a subroutine is not necessarily a module); frequently, the programmer isolates register changes internal to the module by pushing these registers onto the stack upon entry, and pulling them off the stack before the return. Isolating register changes in the called module, to that module alone, allows the code in the calling program to be more easily analyzed since it can be assumed that all registers (except those specifically used for parameter transfer are unchanged by each called module. This leaves the processor's registers free at each level for loop counts, address comparisons, etc.

**4.1.2.1 Local Storage.** A clean method for allocating "local" storage is required both by position-independent programs as well as modular programs. Local or temporary storage is used to hold values only during execution of a module (or called modules) and is released upon return. One way to allocate local storage is to decrement the hardware stack

pointer(s) by the number of bytes needed. Interrupts will then leave this area intact and it can be de-allocated on exiting the module. A module will almost always need more temporary storage than just the MPU registers.

**4.1.2.2 Global Storage.** Even in a modular environment there may be a need for "global" values which are accessible by many modules within a given system. These provide a convenient means for storing values from one invocation to another invocation of the same routine. Global storage may be created as local storage at some level, and a pointer register (usually U) used to point at this area. This register is passed unchanged in all subroutines, and may be used to index into the global area.

**4.1.3 REENTRANCY/RECURSION.** Many programs will eventually involve execution in an interrupt-driven environment. If the interrupt handlers are complex, they might well call the same routine which has just been interrupted. Therefore, to protect present programs against certain obsolescence, all programs should be written to be reentrant. A reentrant routine allocates different local variable storage upon each entry. Thus, a later entry does not destroy the processing associated with an earlier entry.

The same technique which was implemented to allow reentrancy also allows recursion. A recursive routine is defined as a routine that calls itself. A recursive routine might be written to simplify the solution of certain types of problems, especially those which have a data structure whose elements may themselves be a structure. For example, a parenthetical equation represents a case where the expression in parenthesis may be considered to be a value which is operated on by the rest of the equation. A programmer might choose to write an expression evaluator passing the parenthetical expression (which might also contain parenthetical expressions) in the call, and receive back the returned value of the expression within the parenthesis.

#### 4.2 M6809 CAPABILITIES

The following paragraphs briefly explain how the MC6809 is used with the programming techniques mentioned earlier.

**4.2.1 MODULE CONSTRUCTION.** A module can be defined as a logically self-contained and discrete part of a larger program. A properly constructed module accepts well defined inputs, carries out a set of processing actions, and produces a specified output. The use of parameters, local storage, and global storage by a program module is given in the following paragraphs. Since registers will be used inside the module (essentially a form of local storage), the first thing that is usually done at entry to a module is to push (save) them on to the stack. This can be done with one instruction (e.g., PSHS Y, X, B, A). After the body of the module is executed, the saved registers are collected, and a subroutine return is performed, at one time, by pulling the program counter from the stack (e.g., PULS A,B,X,Y,PC).

**4.2.1.1 Parameters.** Parameters may be passed to or from modules either in registers, if they will provide sufficient storage for parameter passage, or on the stack. If parameters are passed on the stack, they are placed there before calling the lower level module. The called module is then written to use local storage inside the stack as needed (e.g., ADDA offset,S). Notice that the required offset consists of the number of bytes pushed (upon entry), plus two from the stacked return address, plus the data offset at the time of the call. This value may be calculated, by hand, by drawing a "stack picture" diagram representing module entry, and assigning convenient mnemonics to these offsets with the assembler. Returned parameters replace those sent to the routine. If more parameters are to be returned on the stack than would normally be sent, space for their return is allocated by the calling routine before the actual call (if four additional bytes are to be returned, the caller would execute LEAS -4,S to acquire the additional storage).

**4.2.1.2 Local Storage.** Local storage space is acquired from the stack while the present routine is executing and then returned to the stack prior to exit. The act of pushing registers which will be used in later calculations essentially saves those registers in temporary local storage. Additional local storage can easily be acquired from the stack e.g., executing LEAS -2048,S acquires a buffer area running from the 0,S to 2047,S inclusive. Any byte in this area may be accessed directly by any instruction which has an indexed addresing mode. At the end of the routine, the area acquired for local storage is released (e.g., LEAS 2048,S) prior to the final puli. For cleaner programs, local storage should be allocated at entry to the module and released at the exit of the module.

4.2.1.3 Global Storage. The area required for global storage is also most effectively acquired from the stack, probably by the highest level routine in the standard package. Although this is local storage to the highest level routine, it becomes "global" by positioning a register to point at this storage, (sometimes referred to as a stack mark) then establishing the convention that all modules pass that same pointer value when calling lower level modules. In practice, it is convenient to leave this stack mark register unchanged in all modules, especially if global accesses are common. The highest level routine in the standard package would execute the following sequence upon entry (to initialize the global area):

PSHS	U	higher level mark, if any
TFR	S,U	new stack mark
LEAS	- 17,U	allocate global storage

Note that the U register now defines 17-bytes of locally allocated (permanent) globals (which are -1,U through -17,U) as well as other external globals (2,U and above) which have been passed on the stack by the routine which called the standard package. Any global may be accessed by any module using exactly the same offset value at any level (e.g., ROL, RAT,U; where RAT EQU -11 has been defined). Furthermore, the values stacked prior to invoking the standard package may include pointers to data or I/O peripherals. Any indexed operation may be performed indexed indirect through those pointers, which means, for example, that the module need know nothing about the actual hardware configuration, except that (upon entry) the pointer to an I/O register has been placed at a given location on the stack.

**4.2.2 POSITION-INDEPENDENT CODE.** Position-independent code means that the same machine language code can be placed anywhere in memory and still function correctly. The M6809 has a long relative (16-bit offset) branch mode along with the common MC6800 branches, plus program-counter relative addressing. Program-counter relative addressing uses the program counter like an indexable register, which allows all instructions that reference memory to also reference data relative to the program counter. The M6809 also has load effective address (LEA) instructions which allow the user to point to data in a ROM in a position-independent manner.

An important rule for generating position-independent code is: NEVER USE ABSOLUTE ADDRESSING.

Program-counter relative addressing on the M6809 is a form of indexed addressing that uses the program counter as the base register for a constant-offset indexing operation. However, the M6809 assembler treats the PCR address field differently from that used in other indexed instructions. In PCR addressing, the assembly time location value is sub-tracted from the (constant) value of the PCR offset. The resulting distance to the desired symbol is the value placed into the machine language object code. During execution, the processor adds the value of the run time PC to the distance to get a position-independent absolute address.

The PCR indexed addressing form can be used to point at any location relative to the program regardless of position in memory. The PCR form of indexed addressing allows access to tables within the program space in a position-independent manner via use of the load effective address instruction.

in a program which is completely position-independent, some absolute locations are usually required, particularly for I/O. If the locations of I/O devices are placed on the stack (as globals) by a small setup routine before the standard package is invoked, all internal modules can do their I/O through that pointer (e.g., STA [ACIAD, U]), allowing the hardware to be easily changed, if desired. Only the single, small, and obvious setup routine need be rewritten for each different hardware configuration.

Global, permanent, and temporary values need to be easily available in a positionindependent manner. Use the stack for this data since the stacked data is directly accessible. Stack the absolute address of I/O devices before calling any standard software package since the package can use the stacked addresses for I/O in any system.

The LEA instructions allow access to tables, data, or immediate values in the text of the program in a position-independent manner as shown in the following example:

	LEAX LBSR	•	MSG1,PCR PDATA
		-	
		•	
MSG1	FCC	•	/PRINT THIS!/

Here we wish to point at a message to be printed from the body of the program. By writing "MSG1, PCR" we signal the assembler to compute the distance between the present address (the address of the LBSR) and MSG1. This result is inserted as a constant into the LEA instruction which will be indexed from the program counter value at the time of execution. Now, no matter where the code is located, when it is executed the computer offset from the program counter will point at MSG1. This code is position-independent.

It is common to use space in the hardware stack for temporary storage. Space Is made for temporary variables from 0,S through TEMP-1, S by decrementing the stack pointer equal to the length of required storage. We could use:

LEAS – TEMP,S.

Not only does this facilitate position-independent code but it is structured and helps reentrancy and recursion.

**4.2.3 REENTRANT PROGRAMS.** A program that can be executed by several different users sharing the same copy of it in memory is called reentrant. This is important for interrupt driven systems. This method saves considerable memory space, especially with large interrupt routines. Stacks are required for reentrant programs, and the M6809 can support up to four stacks by using the X and Y index registers as stack pointers.

Stacks are simple and convenient mechanisms for generating reentrant programs. Subroutines which use stacks for passing parameters and results can be easily made to be reentrant. Stack accesses use the indexed addressing mode for fast, efficient execution. Stack addressing is quick.

Pure code, or code that is not self-modifying, is mandatory to produce reentrant code. No internal information within the code is subject to modification. Reentrant code never has internal temporary storage, is simpler to debug, can be placed in ROM, and must be interruptable.

**4.2.4 RECURSIVE PROGRAMS.** A recursive program is one that can call itself. They are quite convenient for parsing mechanisms and certain arithmetic functions such as computing factorials. As with reentrant programming, stacks are very useful for this technique.

**4.2.5 LOOPS.** The usual structured loops (i.e., REPEAT...UNTIL, WHILE...DO, FOR..., etc.) are available in assembly language in exactly the same way a high-level language compiler could translate the construct for execution on the target machine. Using a FOR...NEXT loop as an example, it is possible to push the loop count, increment value, and termination value on the stack as variables local to that loop. On each pass through the loop, the working register is saved, the loop count picked up, the increment added in, and the result compared to the termination value. Based on this comparison, the loop counter might be updated, the working register recovered and the loop resumed, or the working register recovered and the loop variables de-allocated. Reasonable macros

could make the source form for loop trivial, even in assembly language. Such macros might reduce errors resulting from the use of multiple instructions simply to implement a standard control structure.

**4.2.6 STACK PROGRAMMING.** Many microprocessor applications require data stored as continguous pieces of Information in memory. The data may be temporary, that is, subject to change or it may be permanent. Temporary data will most likely be stored in RAM. Permanent data will most likely be stored in ROM.

It is important to allow the main program as well as subroutines access to this block of data, especially if arguments are to be passed from the main program to the subroutines and vice versa.

**4.2.6.1 M6809 Stacking Operations.** Stack pointers are markers which point to the stack and its internal contents. Although all four index registers may be used as stack registers, the S (hardware stack pointer) and the U (user stack pointer) are generally preferred because the push and pull instructions apply to these registers. Both are 16-bit indexable registers. The processor uses the S register automatically during interrupts and subroutine calls. The U register is free for any purpose needed. It is not affected by interrupts or subroutine calls Implemented by the hardware.

Either stack pointer can be specified as the base address in indexed addressing. One use of the indirect addressing mode uses stack pointers to allow addresses of data to be passed to a subroutine on a stack as arguments to a subroutine. The subroutine can now reference the data with one instruction. High-level language calls that pass arguments by reference are now more efficiently coded. Also, each stack push or pull operation in a program uses a postbyte which specifies any register or set of registers to be pushed or pulled from either stack. With this option, the overhead associated with subroutine calls in both assembly and high-level language programs is greatly decreased. In fact, with the large number of instructions that use autoincrement and autodecrement, the M6809 can emulate a true stack computer architecture.

Using the S or U stack pointer, the order in which the registers are pushed or pulled is shown in Figure 4-1. Notice that we push "onto" the stack towards decreasing memory locations. The program counter is pushed first. Then the stack pointer is decremented and the "other" stack pointer is pushed onto the stack. Decrementing and storing continues until all the registers requested by the postbyte are pushed onto the stack. The stack pointer points to the top of the stack after the push operation.

The stacking order is specified by the processor. The stacking order is identical to the order used for all hardware and software interrupts. The same order is used even if a subset of the registers is pushed.

Without stacks, most modern block-structured high-level languages would be cumbersome to implement. Subroutine linkage is very important in high-level language generation. Paragraph 4.2.6.2 describes how to use a stack mark pointer for this important task. Good programming practice dictates the use of the hardware stack for temporary storage. To reserve space, decrement the stack pointer by the amount of storage required with the instruction LEAS – TEMPS, S. This instruction makes space for temporary variables from 0,S through TEMPS – 1,S.



Figure 4-1. Stacking Order

4.2.6.2 Subroutine Linkage. In the highest level routine, global variables are sometimes considered to be local. Therefore, global storage is allocated at this point, but access to these same variables requires different offset values depending on subroutine depth. Because subroutine depth changes dynamically, the length may not be known beforehand. This problem is solved by assigning one pointer (U will be used in the following description, but X or Y could also be used) to "mark" a location on the hardware stack by using the instruction TFR S,U. If the programmer does this immediately prior to allocating global storage, then all variables will then be available at a constant negative offset location from this stack mark. If the stack is marked after the global variables are

allocated, then the global variables are available at a constant positive offset from U. Register U is then called the stack mark pointer. Recall that the hardware stack pointer may be modified by hardware interrupts. For this reason, it is fatal to use data referred to by a negative offset with respect to the hardware stack pointer, S.

**4.2.6.3 Software Stacks.** If more than two stacks are needed, autoincrement and autodecrement mode of addressing can be used to generate additional software stack pointers.

The X, Y, and U index registers are quite useful in loops for incrementing and decrementing purposes. The pointer Is used for searching tables and also to move data from one area of memory to another (block moves). This autoincrement and autodecrement feature Is available in the indexed addressing mode of the M6809 to facilitate such operations.

In autoincrement, the value contained in the index register (X or Y, U or S) is used as the effective address and then the register is incremented (postincremented). In autodecrement, the index register is first decremented and then used to obtain the effective address (predecremented). Postincrement or predecrement is always performed in this addressing mode. This is equivalent in operation to the push and pull from a stack. This equivalence allows the X and Y index registers to be used as software stack pointers. The indexed addressing mode can also implement an extra level of post indirection. This feature supports parameter and pointer operations.

**4.2.7 REAL TIME PROGRAMMING.** Real time programming requires special care. Sometimes a peripheral or task demands an immediate response from the processor, other times it can wait. Most real time applications are demanding in terms of processor response.

A common solution is to use the interrupt capability of the processor in solving real time problems. Interrupts mean just that; they request a break in the current sequence of events to solve an asynchronous service request. The system designer must consider all variations of the conditions to be encountered by the system including software interaction with interrupts. As a result, problems due to software design are more common in interrupt implementation code for real time programming than most other situations. Software timeouts, hardware interrupts, and program control interrupts are typically used in solving real time programming problems.

#### 4.3 PROGRAM DOCUMENTATION

Common sense dictates that a well documented program is mandatory. Comments are needed to explain each group of instructions since their use is not always obvious from looking at the code. Program boundaries and branch instructions need full clarification. Consider the following points when writing comments: up-to-date, accuracy, completeness, conciseness, and understandability. Accurate documentation enables you and others to maintain and adapt programs for updating and/or additional use with other programs.

The following program documentation standards are suggested.

- A) Each subroutine should have an associated header block containing at least the following elements:
  - A full specification for this subroutine including associated data structures — such that replacement code could be generated from this description alone.
  - 2) All usage of memory resources must be defined, including:
    - a) All RAM needed from temorary (local) storage used during execution of this subroutine or called subroutines.

...----

- b) All RAM needed for permanent storage (used to transfer values from one execution of the subroutine to future executions).
- c) All RAM accessed as global storage (used to transfer values from or to higher-level subroutines).
- d) All possible exit-state conditions, if these are to be used by calling routines to test occurrences internal to the subroutine.
- B) Code internal to each subroutine should have sufficient associated line comments to help in understanding the code.
- C) All code must be non-self-modifying and position-independent.
- D) Each subroutine which includes a loop must be separately documented by a flowchart or pseudo high-level language algorithm.
- E) Any module or subroutine should be executable starting at the first location and exit at the last location.

### **4.4 INSTRUCTION SET**

The complete instruction set for the M6809 is given in Table 4-1.

#### Table 4-1. Instruction Set

Instruction	Description
ABX	Add Accumulator B into Index Register X
ADC	Add with Carry into Register
ADD	Add Memory into Register
AND	Logical AND Memory into Register
ASL	Arithmetic Shift Left
ASR	Arithmetic Shift Right
BCC	Branch on Carry Clear
BCS	Branch on Carry Set
BEQ	Branch on Equal
BGE	Branch on Greater Than or Equal to Zero
BGT	Branch on Greater
вні	Branch if Higher
BHS	Branch if Higher or Same
BIT	Bit Test
BLE	Branch if Less than or Equal to Zero
-----

.

Instruction	Description
BLO	Branch on Lower
BLS	Branch on Lower or Same
BLT	Branch on Less than Zero
8MI	Branch on Minus
BNE	Branch Not Equal
BPL	Branch on Plus
BRA	Branch Always
BRN	Branch Never
BSR	Branch to Subroutine
BVC	Branch on Overflow Clear
BVS	Branch on Overflow Set
CLR	Clear
СМР	Compare Memory from a Register
COM	Complement
CWAI	Clear CC bits and Wait for Interrupt
DAA	Decimal Addition Adjust
DEC	Decrement
EOR	Exclusive OR
EXG	Exchange Registers
INC	Increment
JMP	Jump
JSR	Jump to Subroutine
LD	Load Register from Memory
LEA	Load Effective Address
LSL	Logical Shift Left
LSR	Logical Shift Right
MUL	Multiply
NEG	Negate
NOP	No Operation
OR	Inclusive OR Memory into Register
PSH	Push Registers
PUL	Pull Registers
ROL	Rotate Left
ROR	Rotate Right
RTI	Return from Interrupt
RTS	Return from Subroutine
SBC	Subtract with Borrow
SEX	Sign Extend
ST	Store Register into Memory
SUB	Subtract Memory from Register
SWI	Software Interrupt
SYNC	Synchronize to External Event
TFR	Transfer Register to Register
TST	Test

The instruction set can be functionally divided into five categories. They are:

8-Bit Accumulator and Memory Instructions

**16-Bit Accumulator and Memory Instructions** 

Index Register/Stack Pointer Instructions

**Branch instructions** 

**Miscellaneous Instructions** 

Tables 4-2 through 4-6 are listings of the M6809 instructions and their variations grouped into the five categories listed.

Instruction	Description
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
СМРА, СМРВ	Compare memory from accumulator
СОМ, СОМА, СОМВ	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2=A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LOB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply $(A \times B \rightarrow D)$
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memroy
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2=A, B, CC, DP)

Table 4-2. 8-Bit Accumulator and Memory Instructions

NOTE: A, B, CC, or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Instruction	Description
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U, or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U, or PC
TFR R, D	Transfer X, Y, S, U, or PC to D

#### Table 4-3. 16-Bit Accumulator and Memory Instructions

NOTE: D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Instruction	Description
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, X, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U, or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S, or PC from hardware stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U, or PC to D, X, Y, S, U, or PC
ABX	Add B accumulator to X (unsigned)

#### Table 4-4. Index/Stack Pointer Instructions

#### Table 4-5. Branch Instructions

Instruction	Description	
	SIMPLE BRANCHES	
BEQ, LBEQ	Branch if equal	
BNE, LBNE	Branch if not equal	
BMI, LBMI	Branch if minus	
BPL, LBPL	Branch if plus	
BCS, LBCS	Branch if carry set	
BCC, LBCC	Branch if carry clear	
BVS, LBVS	Branch if overflow set	
BVC, LBVC	Branch if overflow clear	
SIGNED BRANCHES		
BGT, LBGT	Branch if greater (signed)	
BVS, LBVS	Branch if invalid twos complement result	
BGE, LBGE	Branch if greater than or equal (signed)	
BEQ, LBEQ	Branch if equal	
BNE, LBNE	Branch if not equal	
BLE, LBLE	Branch if less than or equal (signed)	
BVC, LBVC	Branch if valid twos complement result	
BLT, LBLT	Branch if less than (signed)	
	UNSIGNED BRANCHES	
BHI, LBHI	Branch if higher (unsigned)	
BCC, LBCC	Branch if higher or same (unsigned)	
BHS, LBHS	Branch if higher or same (unsigned)	
BEQ, LBEQ	Branch if equal	
BNE, LBNE	Branch if not equal	
BLS, LBLS	Branch if lower or same (unsigned)	
BCS, LBCS	Branch if lower (unsigned)	
BLO, LBLO	Branch if lower (unsigned)	
OTHER BRANCHES		
BSR, LBSR	Branch to subroutine	
BRA, LBRA	Branch always	
BRN, LBRN	Branch never	

#### Table 4-6. Miscellaneous Instructions

Instruction	Description
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

#### APPENDIX A INSTRUCTION SET DETAILS

#### A.1 INTRODUCTION

This appendix contains detailed information about each instruction in the MC6809 instruction set. They are arranged in an alphabetical order with the mnemonic heading set in larger type for easy reference.

#### A.2 NOTATION

In the operation description for each instruction, symbols are used to indicate the operation. Table A-1 lists these symbols and their meanings. Abbreviations for the various registers, bits, and bytes are also used. Table A-2 lists these abbreviations and their meanings.

Symbol	Meaning
<del>-</del>	is transferred to
Λ	Boolean AND
v	Soolean OR
•	Boolean exclusive OR
Overline)	Boolean NOT
:	Concatenation
+	Arithmetic plus
-	Arithmetic minus
×	Arithmetic multiply

#### **Table A-1. Operation Notation**

#### Table A-2. Register Notation

Abbreviation	Meaning
ACCA or A	Accumulator A
ACCB or B	Accumulator B
ACCA: ACCB or D	Double accumulator D
ACCX	Either accumulator A or B
CCR or CC	Condition code register
DPR or DP	Direct page register
EA	Effective address
IFF	If and only if
IX or X	Index register X
IY or Y	Index register Y
LSN	Least significant nibble
M	Memory location
MI	Memory immediate
MSN	Most significant nibble
PC	Program counter
R	A register before the operation
R'	A register after the operation
TEMP	Temporary storage location
ххH	Most significant byte of any 16-bit register
xxL	Least significant byte of any 16-bit register
Sp or S	Hardware Stack pointer
Us or U	User Stack pointer
Ρ	A memory argument with Immediate, Di- rect, Extended, and Indexed addressing modes
Q	A read-modify-write argument with Direct, Indexed, and Extended addressing modes
()	The data pointed to by the enclosed (16-bit address)
dd	8-bit branch offset
DDDD	16-bit branch offset
1	Immediate value foilows
\$	Hexadecimal value follows
()	Indirection
•	Indicates indexed addressing
	-

### ABX

#### Add Accumulator B into Index Register X



Source Form:	ABX
Operation:	IX′ ← IX + ACCB
<b>Condition Codes:</b>	Not affected.
Description:	Add the 8-bit unsigned value in accumulator B into index register X.
Addressing Mode:	Inherent

### ADC

.

Add with Carry into Register



Source Forms:	ADCA P; ADCB P
Operation:	R'←R + M+C
Condition Codes:	<ul> <li>H — Set if a half-carry is generated; cleared otherwise.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Set if an overflow is generated; cleared otherwise.</li> <li>C — Set if a carry is generated; cleared otherwise.</li> </ul>
Description:	Adds the contents of the C (carry) bit and the memory byte into an 8-bit accumulator.
Addressing Modes:	Immediate Extended Direct Indexed

#### ADD (8-Bit)

Add Memory into Register

#### ADD (8-Bit)

Source Forms: ADDA P; ADDB P

**Operation:**  $R' \leftarrow R + M$ 

Condition Codes: H - Set if a half-carry is generated; cleared otherwise.

N — Set if the result is negative; cleared otherwise.

- Z Set if the result is zero; cleared otherwise.
- V Set if an overflow is generated; cleared otherwise.
- C Set if a carry is generated; cleared otherwise.

Description: Adds the memory byte into an 8-bit accumulator.

Addressing Modes: Immediate Extended Direct Indexed

#### ADD (16-Bit) Add Memory Into Register

#### ADD (16-Bit)

ADDD P Source Forms:

**Operation:**  $R' \leftarrow R + M:M + 1$ 

H - Not affected. **Condition Codes:** N - Set if the result is negative; cleared otherwise. Z - Set if the result is zero; cleared otherwise. V — Set if an overflow is generated; cleared otherwise. C — Set if a carry is generated; cleared otherwise.

Adds the 16-bit memory value into the 16-bit accumulator **Description:** 

Addressing Modes: Immediate Extended Direct Indexed

# AND

Logical AND Memory into Register

Source Forms: ANDA P; ANDB P

**Operation:**  $R' \leftarrow R \land M$ 

Condition Codes: H - Not affected.

- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Not affected.
- **Description:** Performs the logical AND operation between the contents of an accumulator and the contents of memory location M and the result is stored in the accumulator.

Addressing Modes: Immediate Extended Direct Indexed

# AND Logical AND Immediate Memory into Condition Code Register AND

Source Form:	ANDCC #xx
Operation:	R' ← R ∧ MI
Condition Codes:	Affected according to the operation.
Description:	Performs a logical AND between the condition code register and the immediate byte specified in the instruction and places the result in the condition code register.
Addressing Mode:	Immediate

## ASL

#### Arithmetic Shift Left

Source Forms: ASL Q; ASLA; ASLB

**Operation:** 

Condition Codes: H - Undefined

N - Set if the result is negative; cleared otherwise.

- Z Set if the result is zero; cleared otherwise.
- $V\,$  Loaded with the result of the exclusive OR of bits six and seven of the original operand.
- C Loaded with bit seven of the original operand.

**Description:** Shifts all bits of the operand one place to the left. Bit zero is loaded with a zero. Bit seven is shifted into the C (carry) bit.

Addressing Modes: Inherent Extended Direct Indexed

#### ASR

#### **Arithmetic Shift Right**



Source Forms:	ASR Q; ASRA; ASRB
Operation:	
Condition Codes:	<ul> <li>H — Undefined.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Not affected.</li> <li>C — Loaded with bit zero of the original operand.</li> </ul>
Description:	Shifts all bits of the operand one place to the right. Bit seven is held constant. Bit zero is shifted into the C (carry) bit.
Addressing Modes:	Inherent Extended Direct Indexed

BCC	Branch on Carry Clear	BCC
Source Forms:	BCC dd; LBCC DDDD	
Operation:	TEMP ← MI IFF C = 0 then PC' ← PC + TEMP	
Condition Codes:	Not affected.	
Description:	Tests the state of the C (carry) bit and causes a branch if it is clear.	
Addressing Mode:	Relative	
Comments:	Equivalent to BHS dd; LBHS DDDD	

.

#### BCS

#### Branch on Carry Set

BCS

Source Forms:	BCS dd; LBCS DDDD
Operation:	TEMP←MI IFF C = 1 then PC'←PC + TEMP
Condition Codes:	Not affected.
Description:	Tests the state of the C (carry) bit and causes a branch if it is set.
Addressing Mode:	Relative
Comments:	Equivalent to BLO dd; LBLO DDDD

#### BEQ

**Branch on Equal** 



Source Forms:BEQ dd; LBEQ DDDDOperation:TEMP←Mi<br/>IFF Z = 1 then PC'←PC + TEMPCondition Codes:Not affected.Description:Tests the state of the Z (zero) bit and causes a branch if it is set.<br/>When used after a subtract or compare operation, this instruction<br/>will branch if the compared values, signed or unsigned, were exactly<br/>the same.Addressing Mode:Relative

BGE Branch on Greater than or Equal to Zero



Source Forms:	BGE dd; LBGE DDDD
Operation:	TEMP←MI IFF [N ⊕ V]=0 then PC'←PC + TEMP
Condition Codes:	Not affected.
Description:	Causes a branch if the N (negative) bit and the V (overflow) bit are either both set or both clear. That is, branch if the sign of a valid twos complement result is, or would be, positive. When used after a subtract or compare operation on twos complement values, this in- struction will branch if the register was greater than or equal to the memory operand.

Addressing Mode: Relative

# BGT

**Branch on Greater** 



Source Forms:BGT dd; LBGT DDDDOperation:TEMP  $\leftarrow$  Mi<br/>IFF Z  $\Lambda$  [N  $\oplus$  V] = 0 then PC'  $\leftarrow$  PC + TEMPCondition Codes:Not affected.Description:Causes a branch if the N (negative) bit and V (overflow) bit are either<br/>both set or both clear and the Z (zero) bit is clear. In other words,<br/>branch if the sign of a valid twos complement result is, or would be,<br/>positive and not zero. When used after a subtract or compare opera-<br/>tion on twos complement values, this instruction will branch if the<br/>register was greater than the memory operand.

Addressing Mode: Relative

#### BHI

Branch if Higher

BHI

BHI dd; LBHI DDDD Source Forms: TEMP -- MI **Operation:** IFF [C v Z] = 0 then PC' ← PC + TEMP **Condition Codes:** Not affected. Causes a branch if the previous operation caused neither a carry nor **Description:** a zero result. When used after a subtract or compare operation on unsigned binary values, this instruction will branch if the register was higher than the memory operand. Addressing Mode: Relative Generally not useful after INC/DEC, LD/TST, and TST/CLR/COM in-Comments: structions.

### BHS

Branch if Higher or Same

BHS

Source Forms: BHS dd; LBHS DDDD

Operation: TEMP ← MI IFF C = 0 then PC' ← PC + MI

Condition Codes: Not affected.

**Description:** Tests the state of the C (carry) bit and causes a branch if it is clear. When used after a subtract or compare on unsigned binary values, this instruction will branch if the register was higher than or the same as the memory operand.

Addressing Mode: Relative

**Comments:** This is a duplicate assembly-language mnemonic for the single machine instruction BCC. Generally not useful after INC/DEC, LD/ST, and TST/CLR/COM instructions.

#### BIT

**Bit Test** 



Source Form: Operation:	Bit Ρ TEMP⊷ R Λ M	
Condition Codes:	<ul> <li>H — Not affected.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Always cleared.</li> <li>C — Not affected.</li> </ul>	
Description:	Performs the logical AND of the contents of accumulator A or B and the contents of memory location M and modifies the condition codes accordingly. The contents of accumulator A or B and memory location M are not affected.	
Addressing Modes	: Immediate Extended Direct Indexed	

# BLE

Branch on Less than or Equal to Zero

Source Forms:BLE dd; LBLE DDDDOperation:TEMP←MI<br/>IFF Z v [N ⊕ V] = 1 then PC'-PC+TEMP

Condition Codes: Not affected.

**Description:** Causes a branch if the exclusive OR of the N (negative) and V (overflow) bits is 1 or if the Z (zero) bit is set. That is, branch if the sign of a valid twos complement result is, or would be, negative. When used after a subtract or compare operation on twos complement values, this instruction will branch if the register was less than or equal to the memory operand.

Addressing Mode: Relative

#### BLO

Branch on Lower

BLO

Source Forms: BLO dd; LBLO DDDD

 Operation:
 TEMP←MI

 IFF C = 1 then PC'←PC+TEMP

Condition Codes: Not affected.

**Description:** Tests the state of the C (carry) bit and causes a branch if it is set. When used after a subtract or compare on unsigned binary values, this instruction will branch if the register was lower than the memory operand.

Addressing Mode: Relative

**Comments:** This is a duplicate assembly-language mnemonic for the single machine instruction BCS. Generally not useful after INC/DEC, LD/ST, and TST/CLR/COM instructions.

## BLS

Branch on Lower or Same

BLS

Source Forms: BLS dd; LBLS DDDD

**Operation:** TEMP  $\leftarrow$  MI IFF (C v Z) = 1 then PC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** Causes a branch if the previous operation caused either a carry or a zero result. When used after a subtract or compare operation on unsigned binary values, this instruction will branch if the register was lower than or the same as the memory operand.

Addressing Mode: Relative

**Comments:** Generally not useful after INC/DEC, LD/ST, and TST/CLR/COM instructions.

# BLT

Branch on Less than Zero

Source Forms:	BLT dd; LBLT DDDD
Operation:	TEMP←MI IFF [N ⊕ V] = 1 then PC' ← PC + TEMP
Condition Codes:	Not affected.
Description:	Causes a branch if either, but not both, of the N (negative) or V (overflow) bits is set. That is, branch if the sign of a valid twos complement result is, or would be, negative. When used after a subtract or compare operation on twos complement binary values, this instruction will branch if the register was less than the memory operand.
Addressing Mode:	Relative

### BMI

**Branch on Minus** 

BMI

Source Forms:	BMI dd; LBMI DDDD
Operation:	TEMP MI IFF N = 1 then PC' PC + TEMP
Condition Codes:	Not affected.
Description:	Tests the state of the N (negative) bit and causes a branch if set. That is, branch if the sign of the twos complement result is negative.
Addressing Mode:	Relative
Comments:	When used after an operation on signed binary values, this instruc- tion will branch if the result is minus. It is generally preferred to use the LBLT instruction after signed operations.

#### BNE

**Branch Not Equal** 

BNE

Source Forms: BNE dd; LBNE DDDD

**Operation:** TEMP  $\leftarrow$  M1 IFF Z = 0 then PC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** Tests the state of the Z (zero) bit and causes a branch if it is clear. When used after a subtract or compare operation on any binary values, this instruction will branch if the register is, or would be, not equal to the memory operand.

Addressing Mode: Relative

# BPL

**Branch on Plus** 



Source Forms: BPL dd; LBPL DDDD **Operation:** TEMP -- MI IFF N = 0 then  $PC' \leftarrow PC + TEMP$ **Condition Codes:** Not affected. **Description:** Tests the state of the N (negative) bit and causes a branch if it is clear. That is, branch if the sign of the twos complement result is positive. Addressing Mode: Relative Comments: When used after an operation on signed binary values, this instruction will branch if the result (possibly invalid) is positive. It is generally preferred to use the BGE instruction after signed operations.

#### BRA

#### **Branch Always**

.

BRA

Source Forms:	BRA dd; LBRA DDDD
Operation:	TEMP← MI PC'← PC + TEMP
Condition Codes:	Not affected.
Description:	Causes an unconditional branch.
Addressing Mode:	Relative

### BRN

**Branch Never** 



Source Forms: BRN dd; LBRN DDDD

Operation: TEMP←MI

Condition Codes: Not affected.

**Description:** Does not cause a branch. This instruction is essentially a no operation, but has a bit pattern logically related to branch always.

Addressing Mode: Relative

### BSR

**Branch to Subroutine** 

Source Forms: BSR dd; LBSR DDDD

Operation:TEMP  $\leftarrow$  MISP'  $\leftarrow$  SP - 1, (SP)  $\leftarrow$  PCLSP'  $\leftarrow$  SP - 1, (SP)  $\leftarrow$  PCHPC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** The program counter is pushed onto the stack. The program counter is then loaded with the sum of the program counter and the offset.

Addressing Mode: Relative

**Comments:** A return from subroutine (RTS) instruction is used to reverse this process and must be the last instruction executed in a subroutine.

#### BVC

**Branch on Overflow Clear** 

Source Forms: BVC dd; LBVC DDDD

Operation: TEMP←MI IFF V=0 then PC'←PC+TEMP

Condition Codes: Not affected.

**Description:** Tests the state of the V (overflow) bit and causes a branch if it is clear. That is, branch if the twos complement result was valid. When used after an operation on twos complement binary values, this instruction will branch if there was no overflow.

Addressing Mode: Relative

#### BVS

Branch on Overflow Set

**BVS** 

Source Forms: BVS dd; LBVS DDDD

 Operation:
 TEMP←MI

 IFF V = 1 then PC'←PC + TEMP

Condition Codes: Not affected.

**Description:** Tests the state of the V (overflow) bit and causes a branch if it is set. That is, branch if the twos complement result was invalid. When used after an operation on twos complement binary values, this instruction will branch if there was an overflow.

Addressing Mode: Relative

# CLR

Clear

Source Form:	CLR Q
Operation:	TEMP←M M←0016
Condition Codes:	<ul> <li>H — Not affected.</li> <li>N — Always cleared.</li> <li>Z — Always set.</li> <li>V — Always cleared.</li> <li>C — Always cleared.</li> </ul>
Description:	Accumulator A or B or memory location M is loaded with 00000000. Note that the EA is read during this operation.

Addressing Modes: Inherent Extended Direct Indexed

#### CMP (8-Bit) Compare Memory from Register CMP (8-Bit)

Source Forms: CMPA P; CMPB P

**Operation:**  $TEMP \leftarrow R - M$ 

Condition Codes: H — Undefined.

- N --- Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise,
- V Set if an overflow is generated; cleared otherwise.
- C Set if a borrow is generated; cleared otherwise.
- **Description:** Compares the contents of memory location to the contents of the specified register and sets the appropriate condition codes. Neither memory location M nor the specified register is modified. The carry flag represents a borrow and is set to the inverse of the resulting binary carry.
- Addressing Modes: Immediate Extended Direct Indexed
# CMP (16-Bit) Compare Memory from Register CMP (16-Bit)

Source Forms:	CMPD P; CMPX P; CMPY P; CMPU P; CMPS P
Operation:	TEMP←R – M:M+1
Condition Codes:	<ul> <li>H — Not affected.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Set if an overflow is generated; cleared otherwise.</li> <li>C — Set if a borrow is generated; cleared otherwise.</li> </ul>
Description:	Compares the 16-bit contents of the concatenated memory locations $M:M + 1$ to the contents of the specified register and sets the appropriate condition codes. Neither the memory locations nor the specified register is modified unless autoincrement or autodecrement are used. The carry flag represents a borrow and is set to the inverse of the resulting binary carry.
Addressing Modes:	Immediate Extended Direct

Indexed

1

# СОМ

Complement



Source Forms:	COM Q; COMA; COMB
Operation:	M'←O+M
Condition Codes:	<ul> <li>H — Not affected.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Always cleared.</li> <li>C — Always set.</li> </ul>
Description:	Replaces the contents of memory location M or accumulator A or B with its logical complement. When operating on unsigned values, only BEQ and BNE branches can be expected to behave properly following a COM instruction. When operating on twos complement values, all signed branches are available.
Addressing Modes:	Inherent Extended Direct Indexed

# CWAI

**Clear CC bits and Walt for Interrupt** 

**CWAI** 

Source Form:	CWAI#\$XX E F H I N Z V C
<b>Operation:</b>	CCR $\leftarrow$ CCR $\land$ MI (Possibly clear masks) Set E (entire state saved) SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ PCL SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ USL SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ USH SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ USH SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ IYL SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ IXL SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ IXL SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ IXH SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ DPR SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ ACCB SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ ACCA SP' $\leftarrow$ SP - 1, (SP) $\leftarrow$ CCR
Condition Codes:	Affected according to the operation.
Description:	This instruction ANDs an immediate byte with the condition code register which may clear the interrupt mask bits I and F, stacks the entire machine state on the hardware stack and then looks for an interrupt. When a non-masked interrupt occurs, no further machine state information need be saved before vectoring to the interrupt handling routine. This instruction replaced the MC6800 CLI WAI sequence, but does not place the buses in a high-impedance state. A FIRQ (fast interrupt request) may enter its interrupt handler with its entire machine state saved. The RTI (return from interrupt) instruction will automatically return the entire machine state after testing the E (entire) bit of the recovered condition code register.
Addressing Mode:	Immediate
Comments:	The following immediate values will have the following results: FF = enable neither EF = enable IRQ BF = enable FIRQ AF = enable both

.

\_\_\_\_

**Decimal Addition Adjust** 

Source Form:	DAA
Operation:	ACCA' $\leftarrow$ ACCA + CF (MSN):CF(LSN) where CF is a Correction Factor, as follows: the CF for each nibble (BCD) digit is determined separately, and is either 6 or 0.
	Least Significant Nibble CF(LSN) = 6 IFF 1) C = 1 or 2) LSN>9
	Most Significant Nibble CF(MSN) = 6   FF   C = 1 or 2) MSN > 9 or 3) MSN > 8 and LSN > 9
Condition Codes:	<ul> <li>H — Not affected.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Undefined.</li> <li>C — Set if a carry is generated or if the carry bit was set before the operation; cleared otherwise.</li> </ul>
Description:	The sequence of a single-byte add instruction on accumulator A (either ADDA or ADCA) and a following decimal addition adjust instruction results in a BCD addition with an appropriate carry bit. Both values to be added must be in proper BCD form (each nibble such that: $0 \le nibble \le 9$ ). Multiple-precision addition must add the carry generated by this decimal addition adjust into the next higher digit during the add operation (ADCA) immediately prior to the next decimal addition adjust.
Addressing Mode:	Inherent

.

# DEC

Decrement



Source	Forms:	DEC Q; DECA; DECB
--------	--------	-------------------

**Operation:**  $M' \leftarrow M - 1$ 

- Condition Codes: H -- Not affected.
  - N Set if the result is negative; cleared otherwise.
  - Z Set if the result is zero; cleared otherwise.
  - V Set if the original operand was 10000000; cleared otherwise.
  - C Not affected.
- **Description:** Subtract one from the operand. The carry bit is not affected, thus allowing this instruction to be used as a loop counter in multiple-precision computations. When operating on unsigned values, only BEQ and BNE branches can be expected to behave consistently. When operating on twos complement values, all signed branches are available.
- Addressing Modes: Inherent Extended Direct Indexed

# EOR

1

Exclusive OR



.

Source Forms:	EORA P; EORB P
Operation:	R'←R⊕M
Condition Codes:	<ul> <li>H — Not affected.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Always cleared.</li> <li>C — Not affected.</li> </ul>
Description:	The contents of memory location M is exclusive ORed into an 8-bit register.
Addressing Modes:	Immediate Extended Direct Indexed

### EXG

**Exchange Registers** 

Source Form: EXG R1,R2

Operation: R1--R2

- Condition Codes: Not affected (unless one of the registers is the condition code register).
- **Description:** Exchanges data between two designated registers. Bits 3-0 of the postbyte define one register, while bits 7-4 define the other, as follows:

1000 = A
1001 = B
1010 = CCR
1011 = DPR
1100 = Undefined
1101 = Undefined
1110 = Undefined
1111 = Undefined

Only like size registers may be exchanged. (8-bit with 8-bit or 16-bit with 16-bit.)

Addressing Mode: Immediate

# INC

Increment

INC

Source Forms:	INC Q; INCA; INCB
Operation:	M' ← M + 1
Condition Codes:	<ul> <li>H — Not affected.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Set if the original operand was 01111111; cleared otherwise.</li> <li>C — Not affected.</li> </ul>
Description:	Adds to the operand. The carry bit is not affected, thus allowing this instruction to be used as a loop counter in multiple-precision computations. When operating on unsigned values, only the BEQ and BNE branches can be expected to behave consistently. When operating on twos complement values, all signed branches are correctly available.
Addressing Modes:	Inherent Extended Direct Indexed

# JMP

Jump

Source Form: JMP EA

Operation: PC'←EA

Condition Codes: Not affected.

**Description:** Program control is transferred to the effective address.

Addressing Modes: Extended Direct Indexed

# JSR

**Jump to Subroutine** 

**JSR** 

Source Form: JSR EA

**Operation:**  $SP' \leftarrow SP - 1, (SP) \leftarrow PCL$  $SP' \leftarrow SP - 1, (SP) \leftarrow PCH$  $PC' \leftarrow EA$ 

Condition Codes: Not affected.

**Description:** Program control is transferred to the effective address after storing the return address on the hardware stack. A RTS instruction should be the last executed instruction of the subroutine.

Addressing Modes: Extended Direct Indexed

# LD (8-Bit)

Load Register from Memory

### LD (8-Bit)

Source Forms: LDA P; LDB P

Operation: R' - M

- Condition Codes: H Not affected.
  - N Set if the loaded data is negative; cleared otherwise.
  - Z Set if the loaded data is zero; cleared otherwise.
  - V Always cleared.
  - C Not affected.
- **Description:** Loads the contents of memory location M into the designated register.

Addressing Modes: Immediate Extended Direct Indexed

### LD (16-Bit) Load Register from Memory

LD (16-Bit)

LDD P; LDX P: LDY P; LDS P; LDU P Source Forms:

 $R' \leftarrow M:M + 1$ **Operation:** 

**Condition Codes:** H --- Not affected. N — Set if the loaded data is negative; cleared otheriwse.

- Z Set if the loaded data is zero; cleared otherwise.
- V Always cleared.
- C Not affected.
- Load the contents of the memory location M:M+1 into the **Description:** designated 16-bit register.

Addressing Modes: Immediate Extended Direct Indexed

### LEA

Load Effective Address

LEA

Source Forms: LEAX, LEAY, LEAS, LEAU

Operation: R'←EA

#### **Condition Codes:** H — Not affected.

- N Not affected.
  - Z LEAX, LEAY: Set if the result is zero; cleared otherwise. LEAS, LEAU: Not affected.
  - V Not affected.
  - C Not affected.

**Description:** Calculates the effective address from the indexed addressing mode and places the address in an indexable register.

LEAX and LEAY affect the Z (zero) bit to allow use of these registers as counters and for MC6800 INX/DEX compatibility.

LEAU and LEAS do not affect the Z bit to allow cleaning up the stack while returning the Z bit as a parameter to a calling routine, and also for MC6800 INS/DES compatibility.

#### Addressing Mode: Indexed

**Comments:** Due to the order in which effective addresses are calculated internally, the LEAX, X + + and LEAX, X + do not add 2 and 1 (respectively) to the X register; but instead leave the X register unchanged. This also applies to the Y, U, and S registers. For the expected results, use the faster instruction LEAX 2, X and LEAX 1, X.

Some examples of LEA instruction uses are given in the following table.

Instruction		Operation	Comment
LEAX	10, X	X + 10 – X	Adds 5-bit constant 10 to X
LEAX	500, X	X + 500 – X	Adds 16-bit constant 500 to X
LEAY	Α, Υ	Y + A - Y	Adds 8-bit accumulator to Y
LEAY	D, Y	Y + D – Y	Adds 16-bit D accumulator to Y
LEAU	– 10, U	U — 10 — U	Subtracts 10 from U
LEAS	– 10, S	S – 10 – S	Used to reserve area on stack
LEAS	10, S	S+10-S	Used to 'clean up' stack
LEAX	5, S	S+5-X	Transfers as well as adds

# LSL

Logical Shift Left

LSL

Source Forms:	LSL Q; LSLA; LSLB
Operation:	C ← [] ← 0 b7 b0
Condition Codes:	<ul> <li>H — Undefined.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Loaded with the result of the exclusive OR of bits six and seven of the original operand.</li> <li>C — Loaded with bit seven of the original operand.</li> </ul>
Description:	Shifts all bits of accumulator A or B or memory location M one place to the left. Bit zero is loaded with a zero. Bit seven of accumulator A or B or memory location M is shifted into the C (carry) bit.
Addressing Modes:	Inherent Extended Direct Indexed
Comments:	This is a duplicate assembly-language mnemonic for the single machine instruction ASL.

# LSR

#### Logical Shift Right

LSR

Source Forms: LSR Q; LSRA; LSRB

**Operation:** 

0-→ b7 b0

Condition Codes: H - Not affected.

N - Always cleared.

Z - Set if the result is zero; cleared otherwise.

- V Not affected.
- C Loaded with bit zero of the original operand.
- **Description:** Performs a logical shift right on the operand. Shifts a zero into bit seven and bit zero into the C (carry) bit.

Addressing Modes: Inherent

Extended Direct Indexed

### MUL

**Maddada** 

÷

MUL

Source Form:	MUL
Operation:	ACCA':ACCB' - ACCA × ACCB
Condition Codes:	<ul> <li>H — Not affected.</li> <li>N — Not affected.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Not affected.</li> <li>C — Set if ACCB bit 7 of result is set; cleared otherwise.</li> </ul>
Description:	Multiply the unsigned binary numbers in the accumulators and place the result in both accumulators (ACCA contains the most- significant byte of the result). Unsigned multiply allows multiple- precision operations.
Addressing Mode:	Inherent
0	

Comments: The C (carry) bit allows rounding the most-significant byte through the sequence: MUL, ADCA #0.

# NEG

Negate



Source Forms: NEG Q; NEGA; NEGB

Operation: M'←0-M

- Condition Codes: H Undefined.
  - N Set if the result is negative; cleared otherwise.
  - Z Set if the result is zero; cleared otherwise.
  - V Set if the original operand was 10000000.
  - C Set if a borrow is generated; cleared otherwise.
- **Description:** Replaces the operand with its twos complement. The C (carry) bit represents a borrow and is set to the inverse of the resulting binary carry. Note that 8016 is replaced by itself and only in this case is the V (overflow) bit set. The value 0016 is also replaced by itself, and only in this case is the C (carry) bit cleared.

Addressing Modes: Inherent Extended Direct

### NOP

**No Operation** 

.

Source Form: NOP

Operation: Not affected.

**Condition Codes:** This instruction causes only the program counter to be incremented. No other registers or memory locations are affected.

Addressing Mode: Inherent

;

# OR

Inclusive OR Memory into Register

-

.

Source	Forms:	ORA P; ORB P
000100		0.001

Operation: R'← R v M

<b>Condition Codes:</b>	H — Not affected.
	N - Set if the result is negative; cleared otherwise.
	Z — Set if the result is zero; cleared otherwise.
	V Always cleared

- V Always cleared. C Not affected.
- **Description:** Performs an inclusive OR operation between the contents of ac-cumulator A or B and the contents of memory location M and the result is stored in accumulator A or B.

Addressing Modes: Immediate Extended Direct Indexed

### OR Inclusive OR Memory Immediate into Condition Code Register

Source	Form:	ORCC	#XX
000100		01100	$\pi \wedge \wedge$

Operation: R'←R v MI

Condition Codes: Affected according to the operation.

**Description:** Performs an inclusive OR operation between the contents of the condition code registers and the immediate value, and the result is placed in the condition code register. This instruction may be used to set interrupt masks (disable interrupts) or any other bit(s).

Addressing Mode: Immediate

#### Push Registers on the Hardware Stack

Source Form:	PSHS register list PSHS #LABEL Postbyte: b7 b6 b5 b4 b3 b2 b1 b0 PC U Y X DP B A CC push order
Operation:	IFF b7 of postbyte set, then: $SP' \leftarrow SP - 1$ , $(SP) \leftarrow PCL$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow PCH$ IFF b6 of postbyte set, then: $SP' \leftarrow SP - 1$ , $(SP) \leftarrow USL$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow USH$ IFF b5 of postbyte set, then: $SP' \leftarrow SP - 1$ , $(SP) \leftarrow IYL$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow IYL$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow IXL$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow IXH$ IFF b3 of postbyte set, then: $SP' \leftarrow SP - 1$ , $(SP) \leftarrow DPR$ $IFF b2 of postbyte set, then:SP' \leftarrow SP - 1, (SP) \leftarrow ACCBIFF b1 of postbyte set, then:SP' \leftarrow SP - 1, (SP) \leftarrow ACCAIFF b0 of postbyte set, then:$
Condition Codes:	Not affected.

**Description:** All, some, or none of the processor registers are pushed onto the hardware stack (with the exception of the hardware stack pointer itself).

Addressing Mode: Immediate

**Comments:** A single register may be placed on the stack with the condition codes set by doing an autodecrement store onto the stack (example: STX, - -S).

### PSHU

#### Push Registers on the User Stack

1

Source Form:	PSHU register list PSHU #LABEL Postbyte: b7 b6 b5 b4 b3 b2 b1 b0 PC U Y X DP B A CC push order>
Operation:	IFF b7 of postbyte set, then: $US' \leftarrow US - 1$ , $(US) \leftarrow PCL$ $US' \leftarrow US - 1$ , $(US) \leftarrow PCH$ IFF b6 of postbyte set, then: $US' \leftarrow US - 1$ , $(US) \leftarrow SPL$ $US' \leftarrow US - 1$ , $(US) \leftarrow SPH$ IFF b5 of postbyte set, then: $US' \leftarrow US - 1$ , $(US) \leftarrow IYL$ $US' \leftarrow US - 1$ , $(US) \leftarrow IYL$ $US' \leftarrow US - 1$ , $(US) \leftarrow IYL$ $US' \leftarrow US - 1$ , $(US) \leftarrow IXL$ $US' \leftarrow US - 1$ , $(US) \leftarrow IXH$ IFF b3 of postbyte set, then: $US' \leftarrow US - 1$ , $(US) \leftarrow IXH$ IFF b2 of postbyte set, then: $US' \leftarrow US - 1$ , $(US) \leftarrow DPR$ IFF b1 of postbyte set, then: $US' \leftarrow US - 1$ , $(US) \leftarrow ACCB$ IFF b1 of postbyte set, then: $US' \leftarrow US - 1$ , $(US) \leftarrow ACCA$ IFF b0 of postbyte set, then: $US' \leftarrow US - 1$ , $(US) \leftarrow CCR$

Condition Codes: Not affected.

**Description:** All, some, or none of the processor registers are pushed onto the user stack (with the exception of the user stack pointer itself).

#### Addressing Mode: Immediate

**Comments:** A single register may be placed on the stack with the condition codes set by doing an autodecrement store onto the stack (example: STX, - - U).

-	PULS register list PULS #LABEL Postbyte: <u>b7 b6 b5 b4 b3 b2 b1 b0</u> <u>PC U Y X DP B A CC</u> pull order
Operation:	IFF b0 of postbyte set, then: $CCR' \leftarrow (SP), SP' \leftarrow SP + 1$ IFF b1 of postbyte set, then: $ACCA' \leftarrow (SP), SP' \leftarrow SP + 1$ IFF b2 of postbyte set, then: $ACCB' \leftarrow (SP), SP' \leftarrow SP + 1$ IFF b3 of postbyte set, then: $DPR' \leftarrow (SP), SP' \leftarrow SP + 1$ IFF b4 of postbyte set, then: $IXH' \leftarrow (SP), SP' \leftarrow SP + 1$ IFF b5 of postbyte set, then: $IXH' \leftarrow (SP), SP' \leftarrow SP + 1$ IFF b5 of postbyte set, then: $IYH' \leftarrow (SP), SP' \leftarrow SP + 1$ IFF b6 of postbyte set, then: $IYH' \leftarrow (SP), SP' \leftarrow SP + 1$ IFF b6 of postbyte set, then: $USH' \leftarrow (SP), SP' \leftarrow SP + 1$ IFF b7 of postbyte set, then: $USH' \leftarrow (SP), SP' \leftarrow SP + 1$ IFF b7 of postbyte set, then: $PCH' \leftarrow (SP), SP' \leftarrow SP + 1$ PCL' $\leftarrow (SP), SP' \leftarrow SP + 1$
Condition Codes:	May be pulled from stack; not affected otherwise.
Description:	All, some, or none of the processor registers are pulled from the hardware stack (with the exception of the hardware stack pointer itself).

Addressing Mode: Immediate

**Comments:** A single register may be pulled from the stack with condition codes set by doing an autoincrement load from the stack (example: LDX, S + +).

### PULU

Source Form:	PULU register list PULU #LABEL Postbyte: b7 b6 b5 b4 b3 b2 b1 b0 PC U Y X DP B A CC pull order
Operation:	IFF b0 of postbyte set, then: $CCR' \leftarrow (US), US' \leftarrow US + 1$ IFF b1 of postbyte set, then: $ACCA' \leftarrow (US), US' \leftarrow US + 1$ IFF b2 of postbyte set, then: $ACCB' \leftarrow (US), US' \leftarrow US + 1$ IFF b3 of postbyte set, then: $DPR' \leftarrow (US), US' \leftarrow US + 1$ IFF b4 of postbyte set, then: $IXH' \leftarrow (US), US' \leftarrow US + 1$ IFF b5 of postbyte set, then: $IXH' \leftarrow (US), US' \leftarrow US + 1$ IFF b5 of postbyte set, then: $IYH' \leftarrow (US), US' \leftarrow US + 1$ IFF b6 of postbyte set, then: $IYH' \leftarrow (US), US' \leftarrow US + 1$ IFF b6 of postbyte set, then: $SPH' \leftarrow (US), US' \leftarrow US + 1$ IFF b7 of postbyte set, then: $SPH' \leftarrow (US), US' \leftarrow US + 1$ IFF b7 of postbyte set, then: $PCH \leftarrow (US), US' \leftarrow US + 1$ PCL' $\leftarrow (US), US' \leftarrow US + 1$

Condition Codes: May be pulled from stack; not affected otherwise.

**Description:** All, some, or none of the processor registers are pulled from the user stack (with the exception of the user stack pointer itself).

Addressing Mode: Immediate

**Comments:** A single register may be pulled from the stack with condition codes set by doing an autoincrement load from the stack (example: LDX, U + +).

# ROL

Rotate Left

ROL

Source Forms:	ROL Q; ROLA; ROLB
Operation:	
Condition Codes:	<ul> <li>H — Not affected.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Loaded with the result of the exclusive OR of bits six and seven of the original operand.</li> <li>C — Loaded with bit seven of the original operand.</li> </ul>
Description:	Rotates all bits of the operand one place left through the C (carry) bit. This is a 9-bit rotation.
Addressing Mode:	Inherent Extended Direct Indexed

### ROR

#### **Rotate Right**

ROR

Source Forms:	ROR Q; RORA; RORB
Operation:	
Condition Codes:	<ul> <li>H — Not affected.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Not affected.</li> <li>C — Loaded with bit zero of the previous operand.</li> </ul>
Description:	Rotates all bits of the operand one place right through the C (carry) bit. This is a 9-bit rotation.
Addressing Modes:	Inherent Extended

Direct

Indexed

RTI

**Return from Interrupt** 

RTI

Source Form: RTI

**Operation:**  $CCR' \leftarrow (SP), SP' \leftarrow SP + 1$ , then

IFF CCR bit E is set, then:

in r oon bit L is set, then.	AOOA = (OF), OF = OF + 1
	ACCB' $\leftarrow$ (SP), SP' $\leftarrow$ SP + 1
	DPR′ ↔ (SP), SP′ ← SP + 1
	$IXH' \leftarrow (SP), SP' \leftarrow SP + 1$
	$IXL' \leftarrow (SP), SP' \leftarrow SP + 1$
	$IYH' \leftarrow (SP), SP' \leftarrow SP + 1$
	$IYL' \leftarrow (SP), SP' \leftarrow SP + 1$
	USH' ← (SP), SP' ← SP + 1
	USL' $\leftarrow$ (SP), SP' $\leftarrow$ SP + 1
	PCH' $\leftarrow$ (SP), SP' $\leftarrow$ SP + 1
	PCL' $\leftarrow$ (SP), SP' $\leftarrow$ SP + 1
IFF CCR bit E is clear, then:	PCH' ← (SP), SP' ← SP + 1
	1 1
	PCL′ ← (SP), SP′ ← SP + 1

 $ACCA' \leftarrow (SP) SP' \leftarrow SP + 1$ 

Condition Codes: Recovered from the stack.

**Description:** The saved machine state is recovered from the hardware stack and control is returned to the interrupted program. If the recovered E (entire) bit is clear, it indicates that only a subset of the machine state was saved (return address and condition codes) and only that subset is recovered.

Addressing Mode: inherent

# RTS

Return from Subroutine

RTS

Source Form:	RTS
Operation:	PCH' ← (SP), SP' ← SP + 1 PCL' ← (SP), SP' ← SP + 1
Condition Codes:	Not affected.
Description:	Program control is returned from the subroutine to the calling pro- gram. The return address is pulled from the stack.
Addressing Mode:	Inherent

# SBC

Subtract with Borrow



Source Forms:	SBCA P; SBCB P
Operation:	$R' \leftarrow R - M - C$
Condition Codes:	<ul> <li>H — Undefined.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Set if an overflow is generated; cleared otherwise.</li> <li>C — Set if a borrow is generated; cleared otherwise.</li> </ul>
Description:	Subtracts the contents of memory location M and the borrow (in the C (carry) bit) from the contents of the designated 8-bit register, and places the result in that register. The C bit represents a borrow and is set to the inverse of the resulting binary carry.
Addressing Modes	: Immediate Extended Direct Indexed

,

### SEX

r

Sign Extended



Source Form:	SEX
Operation:	If bit seven of ACCB is set then ACCA' ← FF <sub>16</sub> else ACCA' ← 00 <sub>16</sub>
Condition Codes:	<ul> <li>H — Not affected.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Not affected.</li> <li>C — Not affected.</li> </ul>
Description:	This instruction transforms a twos complement 8-bit value in ac- cumulator B into a twos complement 16-bit value in the D ac- cumulator.
Addressing Mode:	Inherent

•

# ST (8-Bit)

Store Register into Memory

# ST (8-Bit)

Source Forms: STA P; STB P

Operation: M'←R

**Condition Codes:** H — Not affected.

- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Not affected.

Description: Writes the contents of an 8-bit register into a memory location.

Addressing Modes: Extended Direct Indexed

### ST (16-Bit) Store Register Into Memory

# ST (16-Bit)

STD P; STX P; STY P; STS P; STU P Source Forms:

**Operation:**  $M':M + 1' \leftarrow R$ 

Condition Codes: H - Not affected.

- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C --- Not affected.

**Description:** Writes the contents of a 16-bit register into two consecutive memory locations.

Addressing Modes: Extended Direct Indexed

# SUB (8-Bit) Subtract Memory from Register

SUB (8-Bit)

Source Forms: SUBA P; SUBB P

**Operation:**  $R' \leftarrow R - M$ 

**Condition Codes:** H - Undefined.

- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if the overflow is generated; cleared otherwise.
- C Set if a borrow is generated; cleared otherwise.
- **Description:** Subtracts the value in memory location M from the contents of a designated 8-bit register. The C (carry) bit represents a borrow and is set to the inverse of the resulting binary carry.

Addressing Modes: Immediate Extended Direct Indexed

# SUB (16-Bit) Subtract Memory from Register SUB (16-Bit)

Source Forms:	SUBD P
Operation:	R'←R – M:M+1
Condition Codes:	<ul> <li>H — Not affected.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Set if the overflow is generated; cleared otherwise.</li> <li>C — Set if a borrow is generated; cleared otherwise.</li> </ul>
Description:	Subtracts the value in memory location $M:M + 1$ from the contents of a designated 16-bit register. The C (carry) bit represents a borrow and is set to the inverse of the resulting binary carry.
Addressing Modes:	Immediate Extended Direct Indexed

.

### SWI

Software Interrupt

SWI

**Operation:** Set E (entire state will be saved) SP' ← SP - 1, (SP) ← PCL  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$ SP'←SP-1, (SP)←USL SP' - SP - 1, (SP) - USH  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYL$ SP' - SP - 1, (SP) - IYH  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXL$ SP' ← SP - 1, (SP) ← IXH SP'←SP-1, (SP)←DPR  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$ SP' ← SP - 1, (SP) ← ACCA  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$ Set I, F (mask interrupts) PC' --- (FFFA):(FFFB)

Condition Codes: Not affected.

**Description:** All of the processor registers are pushed onto the hardware stack (with the exception of the hardware stack pointer itself), and control is transferred through the software interrupt vector. Both the normal and fast interrupts are masked (disabled).

Addressing Mode: Inherent

### SWI2

Source Form: SWI2

Operation:Set E (entire state saved)<br/> $SP' \leftarrow SP - 1, (SP) \leftarrow PCL$ <br/> $SP' \leftarrow SP - 1, (SP) \leftarrow PCH$ <br/> $SP' \leftarrow SP - 1, (SP) \leftarrow USL$ <br/> $SP' \leftarrow SP - 1, (SP) \leftarrow USH$ <br/> $SP' \leftarrow SP - 1, (SP) \leftarrow USH$ <br/> $SP' \leftarrow SP - 1, (SP) \leftarrow IYL$ <br/> $SP' \leftarrow SP - 1, (SP) \leftarrow IYH$ <br/> $SP' \leftarrow SP - 1, (SP) \leftarrow IXL$ <br/> $SP' \leftarrow SP - 1, (SP) \leftarrow IXH$ <br/> $SP' \leftarrow SP - 1, (SP) \leftarrow DPR$ <br/> $SP' \leftarrow SP - 1, (SP) \leftarrow ACCB$ <br/> $SP' \leftarrow SP - 1, (SP) \leftarrow ACCA$ <br/> $SP' \leftarrow SP - 1, (SP) \leftarrow CCR$ <br/> $PC' \leftarrow (FFF4):(FFF5)$ 

Condition Codes: Not affected.

Description: All of the processor registers are pushed onto the hardware stack (with the exception of the hardware stack pointer itself), and control is transferred through the software interrupt 2 vector. This interrupt is available to the end user and must not be used in packaged software. This interrupt does not mask (disable) the normal and fast interrupts.

Addressing Mode: Inherent
### SWI3

Software Interrupt 3



Source Form:

Operation:Set E (entire state will be saved)<br/> $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$ <br/> $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$ <br/> $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USL$ <br/> $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USH$ <br/> $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USH$ <br/> $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYL$ <br/> $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYL$ <br/> $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXL$ <br/> $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXH$ <br/> $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXH$ <br/> $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow DPR$ 

SWI 3

 $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCA$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$  $PC' \leftarrow (FFF2);(FFF3)$ 

Condition Codes: Not affected.

**Description:** All of the processor registers are pushed onto the hardware stack (with the exception of the hardware stack pointer itself), and control is transferred through the software interrupt 3 vector. This interrupt does not mask (disable) the normal and fast interrupts.

#### SYNC sy

Synchronize to External Event

Source Form: SYNC

Operation: Stop processing instructions

Condition Codes: Not affected.

**Description:** When a SYNC instruction is excuted, the processor enters a synchronizing state, stops processing instructions, and waits for an interrupt. When an interrupt occurs, the synchronizing state is cleared and processing continues. If the interrupt is enabled, and it lasts three cycles or more, the processor will perform the interrupt routine. If the interrupt is masked or is shorter than three cycles, the processor simply continues to the next instruction. While in the synchronizing state, the address and data buses are in the highimpedance state.

This instruction provides software synchronization with a hardware process. Consider the following example for high-speed acquisition of data:

FAST	SYNC Interrupt!		WAIT FOR DATA	
	LDA	DISC	DATA FROM DISC AND CLEAR INTERRUPT PUT IN BUFFER	
	DECB	1	COUNT IT, DONE? GO AGAIN IF NOT.	

The synchronizing state is cleared by any interrupt. Of course, enabled interrupts at this point may destroy the data transfer and, as such, should represent only emergency conditions.

The same connection used for interrupt-driven I/O service may also be used for high-speed data transfers by setting the interrupt mask and using the SYNC instruction as the above example demonstrates.

# TFR

Transfer Register to Register



Source Form: TFR R1, R2

**Operation:**  $R1 \rightarrow R2$ 

Condition Code: Not affected unless R2 is the condition code register.

**Description:** Transfers data between two designated registers. Bits 7-4 of the postbyte define the source register, while bits 3-0 define the destination register, as follows:

0000 = A;B	1000 = A
0001 = X	1001 = B
0010 = Y	1010 = CCR
0011 = US	1011 = DPR
0100 = SP	1100 = Undefined
0101 = PC	1101 = Undefined
0110 = Undefined	1110 = Undefined
0111 = Undefined	1111 = Undefined

Only like size registers may be transferred. (8-bit to 8-bit, or 16-bit to 16-bit.)

Addressing Mode: Immediate

### TST

Test



Source Forms:	TST Q; TSTA; TSTB
Operation:	TEMP ← M – 0
Condition Codes:	<ul> <li>H — Not affected.</li> <li>N — Set if the result is negative; cleared otherwise.</li> <li>Z — Set if the result is zero; cleared otherwise.</li> <li>V — Always cleared.</li> <li>C — Not affected.</li> </ul>
Description:	Set the N (negative) and Z (zero) bits according to the contents of memory location M, and clear the V (overflow) bit. The TST instruc- tion provides only minimum information when testing unsigned values; since no unsigned value is less than zero, BLO and BLS have no utility. While BHI could be used after TST, it provides exactly the same control as BNE, which is preferred. The signed branches are available.
Addressing Modes:	: Inherent Extended Direct Indexed
Comments:	The MC6800 processor clears the C (carry) bit.

FIRQ

#### Fast Interrupt Request (Hardware Interrupt)



Operation:IFF F bit clear, then: $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$ <br/> $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$ <br/>Clear E (subset state is saved)<br/> $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$ <br/>Set F, I (mask further interrupts)<br/> $PC' \leftarrow (FFF6):(FFF7)$ 

#### Condition Codes: Not affected.

**Description:** A FIRQ (fast interrupt request) with the F (fast interrupt request mask) bit clear causes this interrupt sequence to occur at the end of the current instruction. The program counter and condition code register are pushed onto the hardware stack. Program control is transferred through the fast interrupt request vector. An RTI (return from interrupt) instruction returns the processor to the original task. It is possible to enter the fast interrupt request routine with the entire machine state saved if the fast interrupt request occurs after a clear and wait for interrupt instruction. A normal interrupt request has lower priority than the fast interrupt request and is prevented from interrupting the fast interrupt request routine by automatic setting of the I (interrupt request mask) bit. This mask bit could then be reset during the interrupt routine if priority was not desired. The fast interrupt request allows operations on memory, TST, INC, DEC, etc. instructions without the overhead of saving the entire machine state on the stack.



Interrupt Request (Hardware Interrupt)

Operation:	IFF I bit clear, then:	$SP' \leftarrow SP - 1$ , $(SP) \leftarrow PCL$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow PCH$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow USL$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow USH$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow IYL$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow IYH$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow IXL$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow IXH$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow DPR$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow DPR$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow ACCB$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow ACCA$ Set E (entire state saved) $SP' \leftarrow SP - 1$ , $(SP) \leftarrow CCR$ Set 1 (mask further IRQ interrupts) $PC' \leftarrow (EEEP)$
		PC' ← (FFF8):(FFF9)

Condition Codes: Not affected.

**Description:** If the I (interrupt request mask) bit is clear, a low level on the IRQ input causes this interrupt sequence to occur at the end of the current instruction. Control is returned to the interrupted program using a RTI (return from interrupt) instruction. A FIRQ (fast interrupt request) may interrupt a normal IRQ (interrupt request) routine and be recognized anytime after the interrupt vector is taken.



#### Non-Maskable Interrupt (Hardware Interrupt)

#### NMI

Operation:	$SP' \leftarrow SP - 1$ , $(SP) \leftarrow PCL$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow PCH$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow USL$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow USH$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow IYL$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow IYH$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow IXL$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow IXH$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow DPR$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow ACCB$ $SP' \leftarrow SP - 1$ , $(SP) \leftarrow ACCA$ Set E (entire state save) $SP' \leftarrow SP - 1$ , $(SP) \leftarrow CCR$ Set I, F (mask interrupts) $PC' \leftarrow (FFFC):(FFFD)$
	<b>••</b> • • • • •

Condition Codes: Not affected.

Description: A negative edge on the NMI (non-maskable interrupt) input causes all of the processor's registers (except the hardware stack pointer) to be pushed onto the hardware stack, starting at the end of the current instruction. Program control is transferred through the NMI vector. Successive negative edges on the NMI input will cause successive NMI operations. Non-maskable interrupt operation can be internally blocked by a RESET operation and any non-maskable interrupt that occurs will be latched. If this happens, the nonmaskable interrupt operation will occur after the first load into the stack pointer (LDS; TFR r,s; EXG r,s; etc.) after RESET.

### RESTART

**Restart (Hardware Interrupt)** 

### RESTART

**Operation:**  $CCR' \leftarrow X1X1XXXX$  $DPR' \leftarrow 0016$  $PC' \leftarrow (FFFE):(FFFF)$ 

Condition Codes: Not affected.

**Description:** The processor is initialized (required after power-on) to start program execution. The starting address is fetched from the restart vector.

Addressing Mode: Extended Indirect

#### APPENDIX B ASSIST09 MONITOR PROGRAM

#### **B.1 GENERAL DESCRIPTION**

The M6809 is a high-performance microprocessor which supports modern programming techniques such as position-independent, reentrancy, and modular programming. For a software monitor to take advantage of such capabilities demands a more refined and sophisticated user interface than that provided by previous monitors. ASSIST09 is a monitor which supports the advanced features that the M6809 makes possible. ASSIST09 features include the following:

- Coded in a position (address) independent manner. Will execute anywhere in the 64K address space.
- Multiple means available for installing user modifications and extensions.
- Full complement of commands for program development including breakpoint and trace.
- Sophisticated monitor calls for completely address-independent user program services.
- RAM work area is located relative to the ASSIST09 ROM, not at a fixed address as with other monitors.
- Easily adapted to real-time environments.
- Hooks for user command tables, I/O handlers, and default specifications.
- A complete user interface with services normally only seen in full disk operating systems.

The concise instruction set of the M6809 allows all of these functions and more to be contained in only 2048 bytes.

The ASSIST09 monitor is easily adapted to run under control of a real-time operating system. A special function is available which allows voluntary time-slicing, as well as forced time-slicing upon the use of several service routines by a user program.

#### **B.2 IMPLEMENTATION REQUIREMENTS**

Since ASSIST09 was coded in an address-independent manner, it will properly execute anywhere in the 64K address space of the M6809. However, an assumption must be made regarding the location of a work area needed to hold miscellaneous variables and the default stack location. This work area is called the page work area and it is addressed within ASSIST09 by use of the direct page register. It is located relative to the start of the

ASSIST09 ROM by an offset of -1900 hexadecimal. Assuming ASSIST09 resides at the top of the memory address space for direct control of the hardware interrupt vectors, the memory map would appear as shown in Figure B-1.



Figure B-1. Memory Map

If F800 is not the start of the monitor ROM the addresses would change, but the relative locations would remain the same except for the programmable timer module (PTM) and asynchronous communications interface adapter (ACIA) default addresses which are fixed.

The default console input/output handlers access an ACIA located at E008. For trace commands, a PTM with default address E000 is used to force an  $\overline{\text{NMI}}$  so that single instructions may be executed. These default addresses may easily be changed using one of several methods. The console I/O handlers may also be replaced by user routines. The PTM is initialized during the MONITR service call (see Paragraph B.9 SERVICES) to fireup the monitor unless its default address has been changed to zero, in which case no PTM references will occur.

#### **B.3 INTERRUPT CONTROL**

Upon reset, a vector table is created which contains, among other things, default interrupt vector handler appendage addresses. These routines may easily be replaced by user appendages with the vector swap service described later. The default actions taken by the appendages are as follows:

RESET — Build the ASSIST09 vector table and setup monitor defaults, then invoke the monitor startup routine.

SWI — Request a service from ASSIST09.

FIRQ — An immediate RTI is done.

SWI2, SWI3, IRQ, Reserved, NMI — Force a breakpoint and enter the command processor.

The use of  $\overline{IRQ}$  is recommended as an abort function during program debugging sessions, as breakpoints and other ASSIST09 defaults are reinitialized upon RESET. Only the primary software interrupt instruction (SWI) is used, not the SWI2 or SWI3. This avoids page fault problems which would otherwise occur with a memory management unit as the SWI2 and SWI3 instructions do not disable interrupts.

Counter number one of the PTM is used to cause an NMI interrupt for the trace and breakpoint commands. At RESET the control register for timer one is initialized for tracing purposes. If no tracing or breakpointing is done then the entire PTM is available to the user. Otherwise, only counters two and three are available. Although control register two must be used to initialize control register one, ASSIST09 returns control register two to the same value it has after a RESET occurs. Therefore, the only condition imposed on a user program is that if the "operate/preset" bit in control register one must be turned on, \$A7 should be stored, \$A6 should be stored if it must be turned off.

#### **B.4 INITIALIZATION**

During ASSIST09 execution, a vector table is used to address certain service routines and default values. This table is generated to provide easily changed control information for user modifications. The first byte of the ASSIST09 ROM contains the start of a subroutine which initializes the vector table along with setting up certain default values before returning to the caller.

If the ASSIST09 RESET vector receives control, it does three things:

- 1. Assigns a default stack in the work space,
- 2. Calls the aforementioned subroutine to initialize the vector table, and
- 3. Fires up the ASSIST09 monitor proper with a MONITR SWI service request.

However, a user routine can perform the same functions with a bonus. After calling the vector intitialization subroutine, it may examine or alter any of the vector table values before starting normal ASSIST09 processing. Thus, a user routine may "bootstrap" ASSIST09 and alter the default standard values.

Another method of inserting user modifications is to have a user routine reside at an extension ROM location 2K below the start of the ASSIST09 ROM. The vector table initialization routine mentioned above, looks for a "BRA\*" flag (\$20FE) at this address, and if found calls the location following the flag as a subroutine with the U register pointing to the vector table. Since this is done after vector table initialization, any or all defaults may be altered at this time. A big advantage to using this method is that the modifications are "automatic" in that upon a RESET condition the changes are made without overt action required such as the execution of a memory change command.

No special stack is used during ASSIST09 processing. This means that the stack pointer must be valid at all interruptable times and should contain enough room for the stacking of at least 21 bytes of information. The stack in use during the initial MONITR service call to start up ASSIST09 processing becomes the "official" stack. If any later stack validity checks occur, this same stack will be re-based before entering the command handler.

ASSIST09 uses a work area which is addressed at an offset from the start of the ASSIST09 ROM. The offset value is -1900 hexadecimal. This points to the base page used during monitor execution and contains the vector table as well as the start of the default stack. If the default stack is used and it exceeds 81 bytes in size, then contiguous RAM must exist below this base work page for proper extension of the stack.

#### **B5. INPUT/OUTPUT CONTROL**

Output generated by use of the ASSIST09 services may be halted by pressing any key, causing a 'FREEZE' mode to be entered. The next keyboard entry will release this condition allowing normal output to continue. Commands which generate large amounts of output may be aborted by entering CANCEL (CONTROL-X). User programs may also monitor for CANCEL along with the 'FREEZE' condition even when not performing console I/O (PAUSE service).

#### **B.6 COMMAND FORMAT**

There are three possible formats for a command:

- <Command> CR
- <Command> < Expression1> CR
- <Command> < Expression1> < Expression2> CR

The space character is used as the delimiter between the command and all arguments. Two special quick commands need no carriage return, "." and "/". To re-enter a command once a mistake is made, type the CANCEL (CONTROL-X) key.

Each "expression" above consists of one or more values separated by an operator. Values can be hex strings, the letters "P", "M", and "W", or the result of a function. Each hexadecimal string is converted internally to a 16-bit binary number. The letter "P" stands for the current program counter, "M" for the last memory examine/change address, and "W" for the window value. The window value is set by using the WINDOW command.

One function exists and it is the INDIRECT function. The character "@" following a value replaces that value with the 16-bit number obtained by using that value as an address.

Two operators are allowed, "+" and "-" which cause addition and subtraction. Values are operated on in a left-to-right order.

Examples:

480 — hexadecimal 480

- W+3 value of window plus three
- P-200 current program counter minus 200 hexadecimal
- M-W current memory pointer minus window value
- 100@ value of word addressed by the two bytes at 100 hexadecimal
- P+1@ value addressed by the word located one byte up from the current program counter

#### **B.7 COMMAND LIST**

#### Table B-1 lists the commands available in the ASSIST09 monitor.

Command Name	Description	Command Entry
Breakpoint	Set, clear, display, or delete breakpoints	B
Call	Call program as subroutine	c
Display	Display memory block in hex and ASCII	D D
Encode	Return indexed postbyte value	F
Go	Start or resume program execution	G
Load	Load memory from tape	9
Memory	Examine or alter memory	M
	Memory change or examine last referenced	/
	Memory change or examine	hex/
Null	Set new character and new line padding	N
Offset	Compute branch offsets	0
Punch	Punch memory on tape	P
Registers	Display or alter registers	R
Stievel	Alter stack trace level value	S
Ггасе	Trace number of instructions	5 т
	Trace one instruction	I
√erify	Verify tape to memory load	v
A 41 A	Set a window value	ŵ

#### Table B-1. Command List

#### **B.8 COMMANDS**

Each of the commands are explained on the following pages. They are arranged in alphabetical order by the command name used in the command list. The command name appears at each margin and in slightly larger type for easy reference.

1

## BREAKPOINT

# BREAKPOINT

- Format: Breakpoint Breakpoint – Breakpoint < Address> Breakpoint – < Address>
- **Operation:** Set or change the breakpoint table. The first format displays all breakpoints. The second clears the breakpoint table. The third enters an address into the table. The fourth deletes an address from the table. At reset, all breakpoints are deleted. Only instructions in RAM may be breakpointed.

### CALL

### CALL

- Format: Call Call < Address>
- **Operation:** Call and execute a user routine as a subroutine. The current program counter will be used unless the address is specified. The user routine should eventually terminate with a "RTS" instruction. When this occurs, a breakpoint will ensue and the program counter will point into the monitor.

### DISPLAY

# DISPLAY

- Format: Display < From > Display < From > < Length > Display < From > < To >
- **Operation:** Display contents of memory in hexadecimal and ASCII characters. The second argument, when entered, is taken to be a length if it is less than the first, otherwise it is the ending address. A default length of 16 decimal is assumed for the first format. The addresses are adjusted to include all bytes within the surrounding modulo 16 address byte boundary. The CANCEL (CONTROL-X) key may be entered to abort the display. Care must be exercised when the last 15 bytes of memory are to be displayed. The <Length> option should always be used in this case to assure proper termination: D FFE0 40 Examples:

Examples:

D

- M 10 Display 16 bytes surrounding the last memory location examined.
- D E000 F000 Display memory from E000 to F000 hex.

### ENCODE

### ENCODE

- Format: Encode < Indexed operand >
- **Operation:** The encode command will return the indexing instruction mode postbyte value from the entered assembler-like syntax operand. This is useful when hand coding instructions. The letter "H" is used to indicate the number of hex digits needed in the expression as shown in the following examples:
  - E,Y Return zero offset to Y register postbyte.
  - E [HHHH,PCR] Return two byte PCR offset using indirection.
  - E [,S + +] Return autoincrement S by two indirect.
  - E H,X Return 5-bit offset from X.

Note that one "H" specifies a 5-bit offset, and that the result given will have zeros in the offset value position. This comand does not detect all incorrectly specified syntax or illegal indexing modes.

# GO

#### Format: Go Go < Address>

**Operation:** Execute starting from the address given. The first format will continue from the current program counter setting. If it is a breakpoint no break will be taken. This allows continuation from a breakpoint. The second format will breakpoint if the address specified is in the breakpoint list.

### LOAD

LOAD

#### Format: Load Load < Offset >

**Operation:** Load a tape file created using the S1-S9 format. The offset option, if used, is added to the address on the tape to specify the actual load address. All offsets are positive, but wrap around memory modulo 64K. Depending on the equipment involved, after the load is complete a few spurious characters may still be sent by the input device and interpreted as command characters. If this happens, a CANCEL (CONTROL-X) should be entered to cause such characters to be ignored. If the load was not successful a "?" is displayed.

### MEMORY

### MEMORY

- Format: MEMORY < Address > / < Address > / /
- **Operation:** Initiate the memory examine/change function. The second format will not accept an expression for the address, only a hex string. The third format defaults to the address displayed during the last memory change/examine function. (The same value is obtained in expressions by use of the letter "M".) After activation, the following actions may be taken until a carriage return is entered:

<expr></expr>	Replaces the byte with the specified value. The value may be an expression.
SPACE	Go to next address and print the byte value.
,	(Comma) Go to next address without printing the byte value.
LF	(Line feed) Go to next address and print it along with the byte value on the next line.
$\wedge$	(Circumflex or Up arrow) Go the previous address and print it along with the byte value on the next line.
1	Print the current address with the byte value on the next line.
CR	(Carriage return) Terminate the command.
' <text>'</text>	Replace succeeding bytes with ASCII characters until the second apostrophe is entered.

If a change attempt fails (i.e., the location is not valid RAM) then a question mark will appear and the next location displayed.

# NULL



#### Format: Null < Specification >

**Operation:** Set the new line and character padding count values. The expression value is treated as two values. The upper two hex represent the character pad count, and the lower two the new line pad count (triggered by a carriage return). An expression of less than three hex digits will set the character pad count to zero. The values must range from zero to 7F hexadecimal (127 decimal).

Example:

- N 3 Set the character count to zero and new line count to three.
- N 207 Set character padding count to two and new line count to seven.

Settings for TI Silent 700 terminals are:

Baud	Setting
100	0
300	4
1200	317
2400	72F

#### OFFSET

### OFFSET

Format: Offset <Offset addr> <To instruction>

**Operation:** Print the one and two byte offsets needed to perform a branch from the first expression to the instruction. Thus, offsets for branches as well as indexed mode instructions which use offsets may be obtained. If only a four byte value is printed, then a short branch count cannot be done between the two addresses.

Example:

0 P+2 A000 — Compute offsets needed from the current program counter plus two to A000.

### PUNCH

Format: Punch < From > < To >

Operation: Punch or record formatted binary object tape in S1-S9 (MIKBUG) format.

## REGISTER

REGISTER

**PUNCH** 

Format: Register

**Operation:** Print the register set and prompt for a change. At each prompt the following may be entered.

SPACE	Skip to the next register prompt
<expr> SPACE</expr>	Replace with the specified value and prompt for the next register.
<expr> CR</expr>	(carriage return) Replace with the specified value and ter- minate the command.
CR	Terminate the command.

MIKBUG is a trademark of Motorola Inc.

## STLEVEL

## STLEVEL

#### Format: Stlevel Stlevel < Address>

**Operation:** Set the stack trace level for inhibiting tracing information. As long as the stack is at or above the stack level address, the trace display will continue. However, when lower than the address it is inhibited. This allows tracing of a routine without including all subroutine and lower level calls in the trace information. Note that tracing through a ASSIST09 "SWI" service request may also temporarily supress trace output as explained in the description of the trace command. The first format sets the stack trace level to the current program stack value.

### TRACE

### TRACE

Format: Trace < Count> . (period)

**Operation:** Trace the specified number of instructions. At each trace, the opcode just executed will be shown along with the register set. The program counter in the register display points to the NEXT instruction to be executed. A CANCEL (CONTROL-X) will prematurely halt tracing. The second format (period) will cause a single trace to occur. Breakpoints have no effect during the trace. Selected portions of a trace may be disabled using the STLEVEL command. Instructions in ROM and RAM may be traced, whereas breakpoints may be done only in RAM. When tracing through a ASSIST09 service request, the trace display will be supressed starting two instructions into the monitor until shortly before control is returned to the user program. This is done to avoid an inordinate amount of displaying because ASSIST09, at times, performs a sizeable amount of processing to provide the requested services.

### VERIFY



#### Format: Verify Verify < Offset >

**Operation:** Verify or compare the contents of memory to the tape file. This command has the same format and operation as a LOAD command except the file is compared to memory. If the verify fails for any reason a "?" is displayed.

### WINDOW

### WINDOW

Format: Window < Value >

**Operation:** Set the window to a value. This value may be referred to when entering expressions by use of the letter "W". The window may be set to any 16-bit value.

#### **B.9 SERVICES**

The following describes services provided by the ASSIST09 monitor. These services are invoked by using the "SWI" instruction followed by a one byte function code. All services are designed to allow complete address independence both in invocation and operation. Unless specified otherwise, all registers are transparent over the "SWI" call. In the following descriptions, the terms "input handler" and "output handler" are used to refer to appendage routines which may be replaced by the user. The default routines perform standard I/O through an ACIA for console operations to a terminal. The ASCII CANCEL code can be entered on most terminals by depressing the CONTROL and X keys simultaneously. A list of services is given in Table B-2.

#### Table B-2. Services

Service	Entry	Code	Description
Obtain input character	INCHP	0	Obtain the input character in register A from the input handler
Output a character	OUTCH	1	Send the character in the register A to the output handler
Send string	PDATA1	2	Send a string of characters to the output handler
Send new line and string	PDATA	3	Send a carriage return, line feed, and string of characters to the output handler
Convert byte to hex	OUT2HS	4	Display the byte pointed to by the X register in hex
Convert word to hex	OUT4HS	5	Display the word pointed to by the X register in hex
Output to next line	PCRLF	6	Send a carriage return and line feed to the output handler
Send space	SPACE	7	Send a blank to the output handler
Fireup ASSIST09	MONITR	8	Enter the ASSIST09 monitor
Vector swap	VCTRSW	9	Examine or exchange a vector table entry
User breakpoint	BRKPT	10	Display registers and enter the command handler
Program break and check	PAUSE	11	Stop processing and check for a freeze or cancel condition

### BRKPT

**User Breakpoint** 

BRKPT

INCHP

**Code:** 10

- Arguments: None
- **Result:** A disabled breakpoint is taken. The registers are displayed and the command handler of ASSIST09 is entered.
- **Description:** Establishes user breakpoints. Both SWI2 and SWI3 default appendages cause a breakpoint as well, but do not set the I and F mask bits. However, since they may both be replaced by user routines the breakpoint service always ensures breakpoint availability. These user breakpoints have nothing to do with system breakpoints which are handled differently by the ASSIST09 monitor.

Example:	BRKPT	EQU	10	INPUT CODE FOR BRKPT
		SWI FCB	BRKPT	REQUEST SERVICE FUNCTION CODE BYTE

### INCHP

**Obtain Input Character** 

- **Code:** 0
- Arguments: None
- **Result:** Register A contains a character obtained from the input handler.
- **Description:** Control is not returned until a valid input character is received from the input handler. The input character will have its parity bit (bit 7) stripped and forced to a zero. All NULL (\$00) and RUBOUT (\$7F) characters are ignored and not returned to the caller. The ECHO flag, which may be changed by the vector SWAP service, determines whether or not the input character is echoed to the output handler (full duplex operation). The default at reset is to echo input. When a carriage return (\$0D) is received, line feed (\$A0) is automatically sent back to the output handler.

Example:	INCHNP	EQU 0	INPUT CODE FOR INCHP
	SWI FCB	INCHNP	PERFORM SERVICE CALL FUNCTION FOR INCHNP

A REGISTER NOW CONTAINS NEXT CHARACTER

### MONITR

Startup ASSIST09

MONITR

Code: 8

Arguments: S→Stack to become the "official" stack DP→Direct page default for executed user programs A = 0 Call input and output console initialization handlers and give the "ASSIST09" startup message A#0 Go directly to the command handler

- **Result:** ASSIST09 is entered and the comand handler given control
- **Description:** The purpose for this function is to enter ASSIST09, either after a system reset, or when a user program desires to terminate. Control is not returned unless a "GO" or "CALL" command is done without altering the program counter. ASSIST09 runs on the passed stack, and if a stack error is detected during user program execution this is the stack that is rebased. The direct page register value in use remains the default for user program execution.

The ASSIST09 restart vector routine uses this function to startup monitor processing after calling the vector build subroutine as explained in IN-ITIALIZATION.

If indicated by the A register, the input and output initialization handlers are called followed by the sending of the string "ASSIST09" to the output handler. The programmable timer (PTM) is initialized, if its address is not zero, such that register 1 can be used for causing an NMI during trace commands. The command handler is then entered to perform the command request prompt.

Example:	MONITR	EQU 8	INPUT CODE FOR MONITR
	LOOP *	CLRA TFR A,DP LEAS STACK, PCR SWI FCB MONITR BRA LOOP	PREPARE ZERO PAGE REGISTER AND INITIALIZATION PARAMETER SET DEFAULT PAGE VALUE SETUP DEFAULT STACK VALUE REQUEST SERVICE FUNCTION CODE BYTE REENTER IF FALLOUT OCCURS

### OUTCH

1

**Output a Character** 

OUTCH

Code:

- Arguments: Register A contains the byte to transmit.
- **Result:** The character is sent to the output handler The character is set as follows ONLY if a LINEFEED was the character to transmit: CC = 0 if normal output occurred. CC = 1 if CANCEL was entered during output.
- **Description:** If a FREEZE Occurs (any input character is received) then control is not returned to the user routine until the condition is released. The FREEZE condition is checked for only when a linefeed is being sent. Padding null characters (\$00) may be sent following the outputted character depending on the current setting of the NULLS command. For DLE (Data Link Escape), character nulls are never sent. Otherwise, carriage returns (\$00) receive the new line count of nulls, all other characters the character count of nulls.

Example:	OUTCH	EQU	1	INPUT CODE FOR OUTCH
		LDA SWI FCB	#′0 OUTCH	LOAD CHARACTER "0" SEND OUT WITH MONITOR CODE SERVICE CODE BYTE

### OUT2HS

**Convert Byte to Hex** 



Code: 4

- Arguments: Register X points to a byte to display in hex.
- **Result:** The byte is converted to two hex digits and sent to the output handler followed by a blank.
- Example: OUT2HS EQU 4 INPUT CODE FOR OUT2HS

LEAX DATA, PCR POINT TO 'DATA' TO DECODE SWI REQUEST SERVICE FCB OUT2HS SERVICE CODE BYTE

### **OUT4HS**

**Convert Word to Hex** 

**OUT4HS** 

PAUS	E	Program Break	and Check	PAUSE
		LEAX DATA, PCR SWI FCB OUT4HS	LOAD 'DATA' ADDRES REQUEST ASSIST09 SI SERVICE CODE BYTE	
Example:	OUT4HS	EQU 5	INPUT CODE FOR OUT	-4HS
Result:		is converted to four l by a blank.	nex digits and sent to th	ne output handler
Arguments:	Register X points to a word (two bytes) to display in hex.			
Code:	5			

Program Break and Check

#### Code: 11

- Arguments: None
- **Result:** CC = 0 For a normal return. CC = 1 If a CANCEL was entered during the interim.
- Description: The PAUSE service should be used whenever a significant amount of processing is done by a program without any external interaction (such as console I/O). Another use of the PAUSE service is for the monitoring of FREEZE or CANCEL requests from the input handler. This allows multi-tasking operating systems to receive control and possibly re-dispatch other programs in a timeslice-like fashion. Testing for FREEZE and CANCEL conditions is performed before return. Return may be after other tasks have had a chance to execute, or after a FREEZE condition is lifted. In a one task system, return is always immediate unless a FREEZE occurs.

### PCRLF

**Output to Next Line** 



Code: 6

Arguments: None

**Result:** A carriage return and line feed are sent to the output handler. C = 1 if normal output occurred. C = 1 if CONTROL-X was entered during output.

**Description:** If a FREEZE occurs (any input character is received), then control is not returned to the user routine until the condition is released. The string is completely sent regardless of any FREEZE or CANCEL events occurring. Padding characters may be sent as described under the OUTCH service.

Example:	PCRLF	EQU	6	INPUT CODE PCRLF
		SWI FCB	PCRLF	REQUEST SERVICE SERVICE CODE BYTE

#### PDATA

Send New Line and String

### PDATA

**Code:** 3

Arguments: Register X points to an output string terminated with an ASCII EOT (\$04).

**Result:** The string is sent to the output handler following a carriage return and line feed.

CC = 0 if normal output occurred.

CC = 1 if CONTROL-X was entered during output.

**Description:** The output string may contain embedded carriage returns and line feeds thus allowing several lines of data to be sent with one function call. If a FREEZE occurs (any input character is received), then control is not returned to the user routine until the condition is released. The string is completely sent regardless of any FREEZE or CANCEL events occurring. Padding characters may be sent as described by the OUTCH function.



#### Send New Line and String (Continued)



#### Example: PDATA EQU 3 INPUT CODE FOR PDATA

MSGOUT FCC 'THIS IS A MULTIPLE LINE MESSAGE.' FCB \$0A, \$0D LINE FEED, CARRIAGE RETURN FCC 'THIS IS THE SECOND LINE.' FCB \$04 STRING TERMINATOR

#### LEAX MSGOUT, PCR LOAD MESSAGE ADDRESS SWI REQUEST A SERVICE FCB PDATA SERVICE CODE BYTE

### PDATA1

Send String

PDATA1

- **Code:** 2
- Arguments: Register X points to an output string terminated with an ASCII EOT (\$04).
- **Result:** The string is sent to the output handler. CC = 0 if normal output occurred. CC = 1 if CONTROL-X was entered during output.
- **Description:** The output string may contain embedded carriage returns and line feeds thus allowing several lines of data to be sent with one function call. If a FREEZE occurs (any input character is received), then control is not returned to the user routine until the condition is released. The string is completely sent regardless of any FREEZE or CANCEL events occurring. Padding characters may be sent as described by the OUTCH function.
- Example: PDATA EQU 2 INPUT CODE FOR PDATA1
  - MSG FCC 'THIS IS AN OUTPUT STRING' FCB \$04 STRING TERMINATOR LEAX MSG, PCR LOAD 'MSG' STRING ADDRESS SWI REQUEST A SERVICE FCB PDATA1 SERVICE CODE BYTE

SPAC	SPACE		Single Space	e Output	SPACE
Code:	7				
Arguments:	None				
Result:	A space is sent to the output handler.				
Description:	Padding c	haract	ers may be sent	as described under the	OUTCH service.
Example:	SPACE	EQU SWI FCB	7 SPACE	INPUT CODE SPACE REQUEST ASSIST09 S SERVICE CODE BYTE	ERVICE

### VCTRSW

Vector Swap



- **Code:** 9
- **Arguments:** Register A contains the vector swap input code. Register X contains zero or a replacement value.
- **Result:** Register X contains the previous value for the vector.
- **Description:** The vector swap service examines/alters a word entry in the ASSIST09 vector table. This table contains pointers and default values used during monitor processing. The entry is replaced with the value contained in the X register unless it is zero. The codes available are listed in Table B-3.
- Example:
   VCTRSW
   EQU
   9
   INPUT CODE VCTRSW

   .IRQ
   EQU
   12
   IRQ APPENDAGE SWAP FUNCTION

   CODE
   CODE
   CODE

LEAX MYIRQH,PCR	LOAD NEW IRQ HANDLER ADDRESS
LDA #.IRQ	LOAD SUBCODE FOR VECTOR SWAP
SWI	REQUEST SERVICE
FCB VCTRSW	SERVICE CODE BYTE
X NOW HAS THE PREVIOUS A	PPENDAGE ADDRESS

#### **B.10 VECTOR SWAP SERVICE**

The vector swap service allows user modifications of the vector table to be easily installed. Each vector handler, including the one for SWI, performs a validity check on the stack before any other processing. If the stack is not pointing to valid RAM, it is reset to the initial value passed to the MONITR request which fired-up ASSIST09 after RESET. Also, the current register set is printed following a "?" (question mark) and then the command handler is entered. A list of each entry in the vector table is given in Table B-3.

Code	Description
0	Returns address of vector table
2	Primary command list
4	Reserved MC6809 interrupt vector appendage
6	Software interrupt 3 interrupt vector appendage
8	Software interrupt 2 interrupt vector appendage
10	Fast interrupt request vector appendage
12	Interrupt request vector appendage
14	Software interrupt vector appendage
16	Non-maskable interrupt vector appendage
18	Reset interrupt vector appendage
20	Input console intiialization routine
22	Input data byte from console routine
24	Input console shutdown routine
26	Output console initialization routine
28	Output/data byte to console routine
30	Output console shutdown routine
32	High speed display handler routine
34	Punch/load initialization routine
36	Punch/load handler routine
38	Punch/load shutdown routine
40	Processing pause routine
44	Secondary command list
46	Address of ACIA
48	Character and new line pad counts
50	Echo flag
52	Programmable timer module address
	0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 24 26 28 30 32 34 36 38 40 44 46 48 50

#### **Table B-3. Vector Table Entries**

The following pages describe the purpose of each entry and the requirements which must be met for a user replaceable value or routine to be successfully substituted.

#### .ACIA

**ACIA Address** 



#### **Code:** 46

**Description:** This entry contains the address of the ACIA used by the default console input and output device handlers. Standard ASSIST09 initialization sets this value to hexadecimal E008. If this must be altered, then it must be done before the MONITR startup service is invoked, since that service calls the .COON and .COIN input and output device initialization routines which initialize the ACIA pointed to by this vector slot.

#### .AVTBL

**Return Address of Vector Table** 

.AVTBL

#### **Code:** 0

**Description:** The address of the vector table is returned with this code. This allows mass changes to the table without individual calls to the vector swap service. The code values are identical to the offsets in the vector table. This entry should never be changed, only examined.

### .BSDTA

.BSDTA

#### **Code:** 36

**Description:** This entry contains the address of a routine which performs punch, load, and verify operations. The .BSON routine is always executed before the routine is given control. This routine is given the same parameter list documented for .BSON. The default handler uses the .CODTA routine to punch or the .CIDTA routine to read data in S1/S9 (MIKBUG) format. The function code byte must be examined to determine the type request being handled.

A return code must be given which reflects the final processing disposition:

- Z = 1 Successful completion
- or
- Z = 0 Unsuccessful completion.

The .BSOFF routine will be called after this routine is completed.

#### .BSOFF

Punch/Load Shutdown Routine

#### .BSOFF

#### **Code:** 38

**Description:** This entry points to a subroutine which is designated to terminate device processing for the punch, load, and verify handler .BSDTA. The stack contains a parameter list as documented for the .BSON entry. The default ASSIST09 routine issues DC4 (\$14 or stop) and DC3 (\$13 or x-off) followed by a one second delay to give the reader/punch time to stop. Also, an internally used flag by the INCHP service routine is cleared to reverse the effect caused by its setting in the .BSON handler. See that description for an explanation of the proper use of this flag.



.CIDTA

#### Code: 34

Description: This entry points to a subroutine with the assigned task of turning on the device used for punch, load, and verify processing. The stack contains a parameter list describing which function is requested. The default routine sends an ASCII "reader on" or "punch on" code of DC1 (\$11) or DC2 (\$12) respectively to the output handler (.CODTA). A flag is also set which disables test for FREEZE conditions during INCHNP processing. This is done so characters are not lost by being interpreted as FREEZE mode indicators. If a user replacement routine also uses the INCHNP service, then it also should set this same byte non-zero and clear it in the .BSOFF routine. The ASSIST09 source listing should be consulted for the location of this byte.

The stack is setup as follows:

- S + 6 = Code byte, VERIFY (-1), PUNCH (0), LOAD (1)
- S + 4 = Start address for punch only
- S + 2 = End address for punch, or offset for READ/LOAD
- S + 0 = Return address

### .CIDTA

#### Input Data Byte from Console Routine

#### Code: 22

Description: This entry determines the console input handler appendage. The responsibility of this routine is to furnish the requested next input character in the A register, if available, and return with a condition code. The INCHP service routine calls this appendage to supply the next character. Also, a "FREEZE" mode routine calls at various times to test for a FREEZE condition or determine if the CANCEL key has been entered. Processing for this appendage must abide by the following conventions:

Input:	PC→ASSIST09 work page
	S→Return address
Output:	C = 0, $A = input$ character
	C = 1 if no input character is yet available
Volatile Registers:	· · ·

#### **VOIATILE REGISTERS:** U, B

The handler should always pass control back immediately even if no character is yet available. This enables other tasks to do productive work while input is unavailable. The default routine reads an ACIA as explained in Paragraph B.2 Implementation Requirements.

.CIOFF

Input Console Shutdown Routine

.CIOFF

**Code:** 24

**Description:** This entry points to a routine which is called to terminate input processing. It is not called by ASSIST09 at any time, but is included for consistency. The default routine merely does an "RTS". The environment is as follows:

Input:NoneOutput:Input device terminatedVolatile Registers:None



Input Console Initialization Routine

.CION

- **Code:** 20
- **Description:** This entry is called to initiate the input device. It is called once during the MONITR service which initializes the monitor so the command processor may obtain commands to process. The default handler resets the ACIA used for standard input and output and sets up the following default conditions: 8-bit word length, no parity checking, 2 stop bits, divide-by-16 counter ratio. The effect of an 8-bit word with no parity checking is to accept 7-bit ASCII and ignore the parity bit.

Input:.ACIA Memory address of the ACIAOutput:The output device is initializedVolatile Registers:A, X

### .CMDL1

#### **Code:** 2

**Description:** User supplied command tables may either substitute or replace the ASSIST09 standard tables. The command handler scans two lists, the primary table first followed by the secondary table. The primary table is pointed to by this entry and contains, as a default, the ASSIST09 command table. The secondary table defaults to a null list. A user may insert their own table into either position. If a user list is installed in the secondary table position, then the ASSIST09 list will be searched first. The default ASSIST09 list contains all one character command names. Thus, a user command "PRINT" would be matched if the letters "PR" are typed, but not just a "P" since the system command list would match first. A user may replace the primary system list if desired. A command is chosen on a first match basis comparing only the character(s) entered. This means that two or more commands may have the same initial characters and that if only that much is entered then the first one in the list(s) is chosen.

Each entry in the users command list must have the following format:

+0	FCB	L	Where "L" is the size of the entry in- cluding this byte
+1	FCC	' <string>'</string>	Where " <string>" is the command name</string>
+ N	FDB	EP *	Where "EP" represents the symbol de- fining the start of the command rou- tine

The first byte is an entry length byte and is always three more than the length of the command string (one for the length itself plus two for the routine offset). The command string must contain only ASCII alphanumeric characters, no special characters. An offset to the start of the command routine is used instead of an absolute address so that position-independent programs may contain command tables. The end of the command table is a one byte flag. A -1 (\$FF) specifies that the secondary table is to be searched, or a -2 (\$FE) that command list searching is to be terminated. The table represented as the secondary command list must end with -2. The first list must end with a -1 if both lists are to be searched, or a -2 if only one list is to be used.

A command routine is entered with the following registers set:

- DPR→ ASSIST09 page work area.
- $S \rightarrow$  A return address to the command processor.
- Z = 1 A carriage return terminated the command name.
- Z = 0 A space delimiter followed the command name.



#### Primary Command List (Continued)



A command routine is entered after the delimiter following the command name is typed in. This means that a carriage return may be the delimiter entered with the input device resting on the next line. For this reason the Z bit in the condition code is set so the command routine may determine the current position of the input device. The command routine should ensure that the console device is left on a new line before returning to the command handler.

#### .CMDL2

**Secondary Command List** 

### .CMDL2

.CODTA

#### Code: 44

**Description:** This entry points to the second list table. The default is a null list followed by a byte of -2. A complete explanation of the use for this entry is provided under the description of the .CMDL1 entry.

#### .CODTA

**Output Data Byte to Console Routine** 

#### Code: 28

**Description:** The responsibility of this handler is to send the character in the A register to the output device. The default routine also follows with padding characters as explained in the description of the OUTCH service. If the output device is not ready to accept a character, then the "pause" subroutine should be called repeatedly while this condition lasts. The address of the pause routine is obtained from the .PAUSE entry in the vector table. The character counts for padding are obtained from the .PAD entry in the table. All ASSIST09 output is done with a call to this appendage. This includes punch processing as well. The default routine sends the character to an ACIA as explained in Paragraph B.2 Implementation Requirements. The operating environment is as follows:

Input:	A = Character to send DP = ASSIST09 work page .PAD = Character and new line padding counts (in vector table)
Output: Volatile Registers:	PAUSE = Pause routine (in vector table) Character sent to the output device None. All work registers must be restored


**Output Console Shutdown Routine** 



**Code:** 30

**Description:** This entry addresses the routine to terminate output device processing. ASSIST09 does not call this routine. It is included for completeness. The default routine is an "RTS".

Input:DP→ASSIST09 work pageOutput:The output device is terminatedVolatile Registers:None



**Output Console Initialization Routine** 

.COON

- **Code:** 26
- **Description:** This entry points to a routine to initialize the standard output device. The default routine initializes an ACIA and is the very same one described under the .CION vector swap definition.

Input:.ACIA vector entry for the ACIA addressOutput:The output device is initializedVolatile Registers:A, X

### .ECHO

**Echo Flag** 



#### **Code:** 50

**Description:** The first byte of this word is used as a flag for the INCHP service routine to determine the requirement of echoing input received from the input handler. A non-zero value means to echo the input; zero not to echo. The echoing will take place even if user handlers are substituted for the default .CIDTA handler as the INCHP service routine performs the echo.

### .FIRQ Fast Interrupt Request Vector Appendage

### .FIRQ

- **Code:** 10
- **Description:** The fast interrupt request routine is located via this pointer. The MC6809 addresses hexadecimal FFF6 to locate the handler when processing a FIRQ. The stack and machine status is as defined for the FIRQ interrupt upon entry to this appendage. It should be noted that this routine is "jumped" to with an indirect jump instruction which adds eleven cycles to the interrupt time before the handler actually receives control. The default handler does an immediate "RTI" which, in essence, ignores the interrupt.

# .HSDTA

High Speed Display Handler Routine



#### **Code:** 32

**Description:** This entry is invoked as a subroutine by the DISPLAY command and passed a parameter list containing the "TO" and "FROM" addresses. The from value is rounded down to a 16 byte address boundary. The default routine displays memory in both hexadecimal and ASCII representations, with a title produced on every 128 byte boundary. The purpose for this vector table entry is for easy implementation of a user routine for special purpose handling of a block of data. (The data could, for example, be sent to a high speed printer for later analysis.) The parameters are all passed on the stack. The environment is as follows:

Input:S + 4 = Start address<br/>S + 2 = Stop address<br/>S + 0 = Return Address<br/> $DP \rightarrow ASSIST09$  work pageOutput:Any purpose desired<br/>X, D

### .IRQ

**Interrupt Request Vector Appendage** 

.IRQ

#### **Code:** 12

**Description:** All interrupt requests are passed to the routine pointed to by this vector. Hexadecimal FFF8 is the MC6809 location where this interrupt vector is fetched. The stack and processor status is that defined for the IRQ interrupt upon entry to the handler. Since the routine's address is in the vector table, an indirect jump must be done to invoke it. This adds eleven cycles to the interrupt time before the IRQ handler receives control. The default IRQ handler prints the registers and enters the ASSIST09 command handler.

# .NMI

Non-Maskable Interrupt Vector Appendage



.PAD

#### **Code:** 16

**Description:** This entry points to the non-maskable interrupt handler to receive control whenever the processor branches to the address at hexadecimal FFFC. Since ASSIST09 uses the NMI interrupt during trace and breakpoint processing, such commands should not be used if a user handler is in control. This is true unless the user handler has the intelligence to forward control to the default handler if the NMI interrupt has not been generated due to user facilities. The NMI handler given control will have an eleven cycle overhead as its address must be fetched from the vector table.

### .PAD

#### **Character and New Line Pad Count**

**Code:** 48

**Description:** This entry contains the pad count for characters and new lines. The first of the two bytes is the count of nulls for other characters, and the second is the number of nulls (\$00) to send out after any line feed is transmitted. The ASCII Escape character (\$10) never has nulls sent following it. The default .CODTA handler is responsible for transmitting these nulls. A user handler may or may not use these counts as required.

The "NULLS" command also sets these two bytes with user specified values.

## .PAUSE

#### **Code:** 40

Description: In order to support real-time (also known as multi-tasking) environments ASSIST09 calls a dead-time routine whenever processing must wait for some external change of state. An example would be when the OUTCH service routine attempts the sending of a character to the ACIA through the default CODTA handler and the ACIA status registers shows that it cannot yet be accepted. The default dead-time routine resides in a reserved four byte area which contains the single instruction, "RTS". The .PAUSE vector entry points to this routine after standard initialization. This pointer may be changed to point to a user routine which dispatches other programs so that the MC6809 may be utilized more efficiently. Another example of use would be to increment a counter so that dead-time cycle counts may be accumulated for statistical or debugging purposes. The reason for the four byte reserved area (which exists in the ASSIST09 work page) is so other code may be overlayed without the need for another space in the address map to be assigned. For example, a master monitor may be using a memory management unit to assign a complete 64K block of memory to ASSIST09 and the programs being executed/tested under ASSIST09 control. The master monitor wishes, or course, to be reentered when any "dead time" occurs, so it overlays the default routine ("RTS") with its own "SWI". Since the master monitor would be "front ending" all "SWI's" anyway, it knows when a "pause" call is being performed and can redispatch other systems on a time-slice basis.

All registers must be transparent across the pause handler. Along with selected points in ASSIST09 user service processing, there is a special service call specifically for user programs to invoke the pause routine. It may be suggested that if no services are being requested for a given time period (say 10 ms) user programs should call the .PAUSE service routine so that fair-task dispatching can be guaranteed.

### .PTM

Programmable Timer Module Address

.PTM

**Code:** 53

**Description:** This entry contains the address of the MC6840 programmable timer module (PTM). Alteration of this slot should occur before the MONITR startup service is called as explained in Paragraph B.4 Initialization. If no PTM is available, then the address should be changed to a zero so that no initialization attempt will take place. Note that if a zero is supplied, ASSIST09 Breakpoint and Trace commands should not be issued.



**Reset Interrupt Vector Appendage** 



.RSVD

#### **Code:** 18

**Description:** This entry returns the address of the RESET routine which initializes ASSIST09. Changing it has no effect, but it is included in the vector table in case a user program wishes to determine where the ASSIST09 restart code resides. For example, if ASSIST09 resides in the memory map such that it does not control the MC6809 hardware vectors, a user routine may wish to start it up and thus need to obtain the standard RESET vector code address. The ASSIST09 reset code assigns the default in the work page, calls the vector build subroutine, and then starts ASSIST09 proper with the MONITR service call.

### **.RSVD** Reserved MC6809 Interrupt Vector Appendage

- Code: 4
- **Description:** This is a pointer to the reserved interrupt vector routine addressed at hexadecimal FFF0. This MC6809 hardware vector is not defined as yet. The default routine setup by ASSIST09 will cause a register display and entrance to the command handler.

## .SWI

#### Softare Interrupt Vector Appendage

#### Code: 14

**Description:** This vector entry contains the address of the Software Interrupt routine. Normally, ASSIST09 handles these interrupts to provide services for user programs. If a user handler is in place, however, these facilities cannot be used unless the user routine "passes on" such requests to the ASSIST09 default handler. This is easy to do, since the vector swap function passes back the address of the default handler when the switch is made by the user. This "front ending" allows a user routine to examine all serivce calls, or alter/replace/extend them to his requirements. Of course, the registers must be transparent across the transfer of control from the user to the standard handler. A "JMP" instruction branches directly to the routine pointed to by this vector entry when a SWI occurs. Therefore, the environment is that as defined for the "SWI" interrupt.

### .SWI2

Software Interrupt 2 Vector Appendage

### .SWI2

#### **Code:** 8

**Description:** This entry contains a pointer to the SWI2 handler entered whenever that instruction is executed. The status of the stack and machine are those defined for the SWI2 interrupt which has its interrupt vector address at FFF4 hexadecimal. The default handler prints the registers and enters the ASSIST09 command handler.



Software Interrupt 3 Vector Appendage



**Code:** 6

**Description:** This entry contains a pointer to the SWI3 handler entered whenever that instruction is executed. The status of the stack and machine are those defined for the SWI3 interurpt which has its interrupt vector address located at hexadecimal FFF2. The default handler prints the registers and enters the ASSIST09 command handler.

#### PLEASE NOTE:

I did not scan this ASSIST09 listing from the Motorola book. The listing was very large, and I was scanning a bound book which required each page to be scanned individually. Instead, I assembled the ASSIST09 source code using my own ASM09 assembler and placed the resultant listing into these pages. This has the added advantage that the text is searchable and can be extracted if you wish to use code snippets in other places. It does mean however that this listing is not precicely identical to the one originally printed in the Motorola MC6809-MC6809E Programming Reference manual.

Also note: I found the source code on which this listing is based via an internet search. It appears to be the original Motorola source code, however it had been modified both in function (code changes) and source format (different assembler). I have attempted to restore it as closely as possible to the original - please notify me if you find errors. For the most part, the source was compatible with my assembler. I did have to change the single-quote character constants to double-quote format ('a' instead of 'a ), and some of the directives are slightly different. (TITLE instead of TTL for example).

Dave Dunfield

0000	1			* * * * * * * * * * * * * * * * *	
0000	2			MOTOROLA, INC.	
0000	3	* * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * * * *	* * * * * *
0000	4	al al al al al al al al	ale ale ale ale ale ale ale al	* * * * * * * * * * * * * * * * * *	
0000	5				
0000	6 7	11110		BASE ASSISTO9 RO	
0000				VITH OR WITHOUT 7	LHE
0000 0000	8 9	112211	NSION RC	M WHICH WILL BE AUTOMAT	PT CAT I V
0000	10	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		BY THE BLDVTR	ICALLI
0000	11		OUTINE.	DI INE BUDVIK	
0000	12	00010		*****	* * * * * *
0000	13				
0000	14	* * * * * * *	* * * * * * * *	*****	* * * * * * * * * * * * * *
0000	15	*	GLOBA	L MODULE EQUATES	
0000	16	* * * * * * *		**************	
F800	17	ROMBEG	EQU	\$F800	ROM START ASSEMBLY ADDRESS
E700	18	RAMOFS	EQU	-\$1900	ROM OFFSET TO RAM WORK PAGE
0800	19	ROMSIZ	EQU	2048	ROM SIZE
F000	20	ROM2OF	EQU	ROMBEG-ROMSIZ	START OF EXTENSION ROM
E008	21	ACIA	EQU	\$E008	DEFAULT ACIA ADDRESS
E000		PTM	EQU	\$E000	DEFAULT PTM ADDRESS
0000		DFTCHP		0	DEFAULT CHARACTER PAD COUNT
0005		DFTNLP			DEFAULT NEW LINE PAD COUNT
003E		PROMPT	EQU	'>'	PROMPT CHARACTER
0008		NUMBKP		8	NUMBER OF BREAKPOINTS
0000	27	* * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * *
0000	28	al al al al al al al al		* * * * * * * * * * * * * * * * * *	
0000	29				* * * * * * * * * * * * * * * * *
0000	30 31			5 EQUATES	****
0000 0004		EOT		\$04	END OF TRANSMISSION
0007	32 33	BELL	EQU EOU	\$07 \$07	BELL CHARACTER
0007 000A	34	LF	EQU	\$0A \$0A	LINE FEED
000D	35	CR	EQU	\$0D	CARRIAGE RETURN
0010	36	DLE	EQU		DATA LINK ESCAPE
0018	37	CAN	EOU	\$18	CANCEL (CTL-X)
0000	38		~	FINITIONS	
E001		PTMSTA		PTM+1	READ STATUS REGISTER
E000		PTMC13		PTM	CONTROL REGISTERS 1 AND 3
E001	41	PTMC2	EQU	PTM+1	CONTROL REGISTER 2
E002	42	PTMTM1	EQU	PTM+2	LATCH 1
E004	43	PTMTM2	EQU	PTM+4	LATCH 2
E006	44	PTMTM3	EQU	PTM+6	LATCH 3
0000	45				
008C	46	SKIP2	EQU	\$8C	"CMPX #" OPCODE - SKIPS TWO BYTES
0000	47				
0000	48			**************	
0000	49 50			IONITOR SWI FUNCT	
0000	50 51				FUNCTIONS PROVIDED THE SWI INSTRUCTION.
0000	51 52			.09 MONITOR VIA 1	
0000 0000	52 53	INCHNP	EQU	0	INPUT CHAR IN A REG - NO PARITY
0001	53 54	OUTCH	EQU EQU	1	OUTPUT CHAR IN A REG - NO PARITY
0002	54 55	PDATA1	EQU EQU	2	OUTPUT STRING
0003	56	PDATA	EQU	3	OUTPUT CR/LF THEN STRING
0004	57	OUT2HS	EQU	4	OUTPUT TWO HEX AND SPACE
0005	58	OUT4HS	EQU	5	OUTPUT FOUR HEX AND SPACE
0006	59	PCRLF	EQU	6	OUTPUT CR/LF
0007	60	SPACE	EQU	7	OUTPUT A SPACE
0008	61	MONITR	EQU	8	ENTER ASSIST09 MONITOR
0009	62	VCTRSW		9	VECTOR EXAMINE/SWITCH
A000	63	BRKPT	EQU	10	USER PROGRAM BREAKPOINT
000B	64	PAUSE	EQU	11	TASK PAUSE FUNCTION
000B	65	NUMFUN	~	11	NUMBER OF AVAILABLE FUNCTIONS
0000	66	* NEXT	SUB-CODE	S FOR ACCESSING	THE VECTOR TABLE.
0000	67			VALENT TO OFFSET	
0000	68	* RELAT	IVE POSI	TIONING MUST BE	MAINTAINED.

#### DUNFIELD 6809 ASSEMBLER: ASSIST09

0000	69	.AVTBL	EQU	0	ADDRESS OF VECTOR TABLE
0002	70	.CMDL1	EQU	2	FIRST COMMAND LIST
0004	71	.RSVD	EQU	4	RESERVED HARDWARE VECTOR
0006	72	.SWI3	EQU	6	SWI3 ROUTINE
0008	73	.SWI2	EQU	8	SWI2 ROUTINE
A000	74	.FIRQ	EQU	10	FIRQ ROUTINE
000C	75	.IRQ	EQU	12	IRQ ROUTINE
000E	76	.SWI	EQU	14	SWI ROUTINE
0010	77	.NMI	EQU	16	NMI ROUTINE
0012	78	.RESET	EQU	18	RESET ROUTINE
0014	79	.CION	EQU	20	CONSOLE ON
0016	80	.CIDTA	EQU	22	CONSOLE INPUT DATA
0018	81	.CIOFF	EQU	24	CONSOLE INPUT OFF
001A	82	.COON	EQU	26	CONSOLE OUTPUT ON
001C	83	.CODTA	EQU	28	CONSOLE OUTPUT DATA
001E	84	.COOFF	EQU	30	CONSOLE OUTPUT OFF
0020	85	.HSDTA	EQU	32	HIGH SPEED PRINTDATA
0022	86	.BSON	EQU	34	PUNCH/LOAD ON
0024	87	.BSDTA	EQU	36	PUNCH/LOAD DATA
0026	88	.BSOFF	EQU	38	PUNCH/LOAD OFF
0028	89	.PAUSE	EQU	40	TASK PAUSE ROUTINE
002A	90	.EXPAN	EQU	42	EXPRESSION ANALYZER
002C	91	.CMDL2	EQU	44	SECOND COMMAND LIST
002E	92	.ACIA	EQU	46	ACIA ADDRESS
0030	93	.PAD	EQU	48	CHARACTER PAD AND NEW LINE PAD
0032	94	.ECHO	EQU	50	ECHO/LOAD AND NULL BKPT FLAG
0034	95	.PTM	EQU	52	PTM ADDRESS
001B	96	NUMVTR	EQU	52/2+1	NUMBER OF VECTORS
0034	97	HIVTR	EQU	52	HIGHEST VECTOR OFFSET

PAGE: 3

0000	99	* * * * * * *	******	*****	* * * * * * * * * * *
0000	100	*		WORK AREA	
0000	101	* THIS			) THE PAGE ADDRESSED BY
0000	102				LESS OF THE ASSIST09
0000	103		,		R DURING MOST ROUTINE
0000	104			LL POINT TO THIS	
0000	105				SERVED WORK AREAS AS
0000	106		ED HEREI		
0000	107			*****	****
DF00	108	WORKPG	EOU	ROMBEG+RAMOFS	SETUP DIRECT PAGE ADDRESS
0000	109	Noraci e	SETDP	=WORKPG	NOTIFY ASSEMBLER
E000	110		ORG	WORKPG+256	READY PAGE DEFINITIONS
E000	111	* THE F			ST RESIDE IN THIS ORDER
E000	112			ITIALIZATION	
DFFC	113		ORG	*-4	
DFFC		PAUSER		*	PAUSE ROUTINE
DFFB	115		ORG	*-1	
DFFB	116	SWIBFL	EOU	*	BYPASS SWI AS BREAKPOINT FLAG
DFFA	117		ORG	*-1	
DFFA	118	BKPTCT	EQU	*	BREAKPOINT COUNT
DFF8	119		ORG	*-2	
DFF8	120	SLEVEL	EQU	*	STACK TRACE LEVEL
DFC2	121		ORG	*-(NUMVTR*2)	
DFC2	122	VECTAB	EQU	*	VECTOR TABLE
DFB2	123		ORG	*-(2*NUMBKP)	
DFB2	124	BKPTBL	EQU	*	BREAKPOINT TABLE
DFA2	125		ORG	*-(2*NUMBKP)	
DFA2	126	BKPTOP	EQU	*	BREAKPOINT OPCODE TABLE
dfa0	127		ORG	*-2	
dfa0	128	WINDOW	EQU	*	WINDOW
DF9E	129		ORG	*-2	
DF9E	130	ADDR	EQU	*	ADDRESS POINTER VALUE
DF9D	131		ORG	*-1	
DF9D	132	BASEPG	EQU	*	BASE PAGE VALUE
DF9B	133		ORG	*-2	
DF9B		NUMBER	EQU	*	BINARY BUILD AREA
DF99	135		ORG	*-2	
DF99		LASTOP	EQU	*	LAST OPCODE TRACED
DF97	137		ORG	*-2	
DF97		RSTACK	EQU	*	RESET STACK POINTER
DF95	139	D.0773.0	ORG	*-2	
DF95		PSTACK	EQU	*	COMMAND RECOVERY STACK
DF93	141		ORG	*-2	
DF93		PCNTER	EQU	*	LAST PROGRAM COUNTER
DF91	143		ORG	*-2 *	
DF91	144	TRACEC	EQU		TRACE COUNT
DF90	145		ORG	*-1 *	
DF90 DF8F	146 147	SWICNT	EQU ORG	*-1	TRACE "SWI" NEST LEVEL COUNT
DF8F		MISFLG	EQU	^-⊥ *	(MISFLG MUST FOLLOW SWICNT) LOAD CMD/THRU BREAKPOINT FLAG
DF8E	148149	MIT2LTG	ORG	*-1	LOAD CMD/INKU BREAKPOINI FLAG
DF8E		DELIM	EOU	*	EXPRESSION DELIMITER/WORK BYTE
DF66	150	иепты	LQU ORG	*-40	EVENTOOTON DEPTMITTER/MOKE BILF
DF66		ROM2WK	EOU	*	EXTENSION ROM RESERVED AREA
DF00 DF51	152	TOUT WILL	ORG	*-21	ENTENDION NON REDERVED AREA
DF51	154	TSTACK	EOU	*	TEMPORARY STACK HOLD
DF51	155	STACK	EQU	*	START OF INITIAL STACK
	100	211010			Second Structure Structure

PAGE: 4

5551			1			* * * * * * * * * * * * * * * * * *	
DF51			157				
DF51			158				DRESS TO 'ROMBEG'
DF51			159				INDEPENDENT, HOWEVER
DF51 DF51			160 161				OF THE HARDWARE VECTORS.
DF51 DF51			161			WORK RAM PAGE M	
DF51 DF51			162			BEGINNING ADDRES	
DF51 F800			164			ROMBEG	ROM ASSEMBLY/DEFAULT ADDRESS
F800 F800			165		ORG	ROMBEG	ROM ASSEMBLI/DEFAULI ADDRESS
F800 F800			166	******	******	****	* * * * * * * * * * * * * * * * * * * *
F800 F800			167	*			SIST09 VECTOR TABLE
F800				* HARD			JBROUTINE TO BUILD THE
F800			169				SUBROUTINE RESIDES AT
F800			170				CO9 ROM, AND CAN BE
F800			171			XTERNAL CONTROL	
F800			172		ST09 EXE		
F800			173			ID STACK RAM	
F800			174			CTOR TABLE ADDRE	ISS
F800			175	*		ASSIST09 WORK AR	
F800			176	*			DEFAULTS ARE INITIALIZED
F800			177	* ALL		S VOLATILE	
F800			178				* * * * * * * * * * * * * * * * * *
F800			179				
F800	30 8D E7	BE	180	BLDVTR	LEAX	VECTAB, PCR	ADDRESS VECTOR TABLE
F804	1F 10		181		TFR	X,D	OBTAIN BASE PAGE ADDRESS
F806	1F 8B		182		TFR	A,DP	SETUP DPR
F808	97 9D		183		STA	<b>D</b> 2 2 2 2 2	STORE FOR QUICK REFERENCE
F80A	33 84		184		LEAU	, X	STORE FOR QUICK REFERENCE RETURN TABLE TO CALLER LOAD FROM ADDR INIT VECTOR TABLE ADDRESS
F80C	31 8C 35		185		LEAY	<initvt,pcr< td=""><td>LOAD FROM ADDR</td></initvt,pcr<>	LOAD FROM ADDR
F80F	EF 81		186		STU	,X++ #NUMVTR-5	INIT VECTOR TABLE ADDRESS
F811	C6 16		187		LDB	#NUMVTR-5	NUMBER RELOCATABLE VECTORS
F813	34 04		188		PSHS	В	STORE INDEX ON STACK
F815	1F 20		189	BLD2	TFR	Y,D	PREPARE ADDRESS RESOLVE
F817	E3 A1		190		ADDD	,Y++	TO ABSOLUTE ADDRESS
F819	ED 81		191		STD	, X++	INTO VECTOR TABLE
F81B	6A E4		192		DEC	, S	COUNT DOWN
	26 F6		193		BNE	BLD2	BRANCH IF MORE TO INSERT
	C6 0D		194		LDB	#INTVE-INTVS	
	A6 A0			BLD3	LDA	, Y+	LOAD NEXT BYTE
	A7 80		196		STA	, X+	STORE INTO POSITION
F825			197		DECB		COUNT DOWN
	26 F9		198		BNE	BLD3	LOOP UNTIL DONE
	31 8D F7		199		LEAY	ROM2OF, PCR	TEST POSSIBLE EXTENSION ROM
	8E 20 FE		200		LDX	#\$20FE	LOAD "BRA *" FLAG PATTERN
	AC A1		201		CMPX		? EXTENDED ROM HERE
	26 02		202		BNE	BLDRTN	BRANCH NOT OUR ROM TO RETURN
	AD A4		203	DIDDMN	JSR	,Y	CALL EXTENDED ROM INITIALIZE
	35 84			BLDRTN	PULS	PC,B	RETURN TO INITIALIZER
F837 F837			205 206	******	******	*****	* * * * * * * * * * * * * * * * * * * *
F837			208	*		RESET ENTRY F	
F837			207		WADE DEC		TF ASSIST09 IS ENABLED
F837							ARE VECTORS. WE CALL
F837							TIALIZE THE VECTOR
F837			211				JP THE MONITOR VIA SWI
F837			212	* CALL		, AND INEN FIRE	F THE MONITOR VIA SWI
F837			213			*****	*****
F837	32 8D E7	16	214	RESET	LEAS	STACK, PCR	SETUP INITIAL STACK
F83B	8D C3	10	215	REGET	BSR	BLDVTR	BUILD VECTOR TABLE
F83D			215	RESET2			ISSUE STARTUP MESSAGE
	1F 8B		217	0_14	TFR	A,DP	DEFAULT TO PAGE ZERO
F840	3F		218		SWI	/=-	PERFORM MONITOR FIREUP
F841			219		FCB	MONITR	TO ENTER COMMAND PROCESSING
F842	20 F9		220		BRA	RESET2	REENTER MONITOR IF 'CONTINUE'
F844	-		221				
F844			222	* * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
F844			223	*	INITV	T - INITIAL VECT	OR TABLE
F844			224	* THIS	TABLE I	S RELOCATED TO R	RAM AND REPRESENTS THE

F844 F844 F844 F844		225 226 227 228	* ARE * WITH * INIT	CONVERTE I THE SEC IALIZATI	TE OF THE VECTOR ED TO ABSOLUTE FC COND ENTRY, ENDS ION DATA WHICH C2	ORM. THIS WITH STAT ARRIES BET	S TABLE STARTS FIC CONSTANT YOND THE TABLE.
F844		229					
F844	01 58	230	INITVT	FDB	CMDTBL-*		FIRST COMMAND TABLE
F846	02 92	231		FDB	RSRVDR-*	-	UNDEFINED HARDWARE VECTOR
F848	02 90	232		FDB	SWI3R-*	DEFAULT	
F84A	02 8E	233		FDB	SWI2R-*	DEFAULT	
F84C	02 70	234		FDB	FIRQR-*	DEFAULT	
F84E	02 8A	235		FDB	IRQR-*	DEFAULT	IRQ ROUTINE
F850	00 45	236		FDB	SWIR-*	DEFAULT	SWI ROUTINE
F852	02 2B	237		FDB	NMIR-*	DEFAULT	NMI ROUTINE
F854	FF E3	238		FDB	RESET-*	RESTART	VECTOR
F856	02 90	239		FDB	CION-*	DEFAULT	CION
F858	02 84	240		FDB	CIDTA-*	DEFAULT	CIDTA
F85A	02 96	241		FDB	CIOFF-*	DEFAULT	CIOFF
F85C	02 8A	242		FDB	COON-*	DEFAULT	COON
F85E	02 93	243		FDB	CODTA-*	DEFAULT	CODTA
F860	02 90	244		FDB	COOFF-*	DEFAULT	COOFF
F862	03 9A	245		FDB	HSDTA-*	DEFAULT	HSDTA
F864	02 B7	246		FDB	BSON-*	DEFAULT	
F866	02 D2	247		FDB	BSDTA-*	DEFAULT	
F868	02 BF	248		FDB	BSOFF-*	DEFAULT	
	E7 92	249		FDB	PAUSER-*		PAUSE ROUTINE
F86C	04 7D	249		FDB	EXP1-*		EXPRESSION ANALYZER
F86E	04 7D 01 2D	250		FDB	CMDTB2-*		SECOND COMMAND TABLE
F870	UI ZD	251	* CONSI		CMD1B2-	DEFAULI	SECOND COMMAND TABLE
	<b>TO OO</b>				2012		2.612
F870	E0 08	253	INTVS	FDB	ACIA	DEFAULT	
F872	00 05	254		FCB	DFTCHP, DFTNLP		NULL PADDS
F874	00 00	255		FDB	0	DEFAULT	
F876	E0 00	256		FDB	PTM	DEFAULT	
F878	00 00	257		FDB	0		STACK TRACE LEVEL
F87A	00	258		FCB	0		BREAKPOINT COUNT
F87B	00	259		FCB	0	SWI BREA	AKPOINT LEVEL
F87C	39	260		FCB	\$39	DEFAULT	PAUSE ROUTINE (RTS)
F87D		261	INTVE	EQU	*		
F87D		262	*В				
F87D		263					
F87D		264	* * * * * * *	*******	* * * * * * * * * * * * * * * * *	*******	* * * * * * *
F87D		265	*	I	ASSISTO9 SWI HANI	DLER	
F87D		266	* THE	SWI HANI	DLER PROVIDES ALI	L INTERFAC	CING NECESSARY
F87D		267	* FOR	A USER H	PROGRAM. A FUNCT	FION BYTE	IS ASSUMED TO
F87D		268	* FOLI	LOW THE S	SWI INSTRUCTION.	IT IS BO	OUND CHECKED
F87D		269	* AND	THE PROP	PER ROUTINE IS GI	IVEN CONTR	ROL. THIS
F87D		270	* INVC	CATION N	MAY ALSO BE A BRE	EAKPOINT :	INTERRUPT.
F87D		271	* IF S	SO, THE E	BREAKPOINT HANDLE	ER IS ENTI	ERED.
F87D		272	* INPUT	: MACHIN	NE STATE DEFINED	FOR SWI	
F87D		273	* OUTPU	JT: VARIE	ES ACCORDING TO E	FUNCTION (	CALLED. PC ON
F87D		274	* 0	CALLERS S	STACK INCREMENTEI	D BY ONE 3	IF VALID CALL.
F87D		275	* VOLAI	TILE REGI	ISTERS: SEE FUNCT	TIONS CAL	LED
F87D		276			DISABLED UNLESS B		
F87D		277	******	******	* * * * * * * * * * * * * * * *	*******	* * * * * * * *
F87D		278					
F87D		279	* SWT F	TINCTTON	VECTOR TABLE		
F87D	01 94	280	SWIVTB	FDB	ZINCH-SWIVTB	INCHNP	
F87F	01 B1	281	SWIVID	FDB	ZOTCH1-SWIVTB	OUTCH	
F881	01 CB	282		FDB	ZPDTA1-SWIVTB	PDATA1	
F883	01 C3	283		FDB	ZPDATA-SWIVTB	PDATA	
F885	01 75	283		FDB	ZOT2HS-SWIVIB	OUT2HS	
F885 F887	01 73	284		FDB FDB		OUT2HS OUT4HS	
	01 73 01 C0				ZOT4HS-SWIVTB		
F889		286		FDB	ZPCRLF-SWIVTB	PCRLF	
F88B	01 79	287		FDB	ZSPACE-SWIVTB	SPACE	
F88D	00 55	288		FDB	ZMONTR-SWIVTB	MONITR	
F88F	01 7D	289		FDB	ZVSWTH-SWIVTB	VCTRSW	
F891	02 56	290		FDB	ZBKPNT-SWIVTB	BREAKPO:	
F893	01 D1	291		FDB	ZPAUSE-SWIVTB	TASK PAU	JSE
F895		292					

F895	6A 8D E6 F7	293	SWIR	DEC	SWICNT, PCR	UP "SWI" LEVEL FOR TRACE
F899	17 02 25	294		LBSR	LDDP	SETUP PAGE AND VERIFY STACK
F89C	1, 01 10	295	* CHECK		EAKPOINT TRAP	
F89C	EE 6A	296	CILLCIN	LDU	10,S	LOAD PROGRAM COUNTER
F89E	33 5F	297		LEAU	-1,U	BACK TO SWI ADDRESS
F8A0	0D FB	298		TST	SWIBFL	? THIS "SWI" BREAKPOINT
F8A0 F8A2	26 11	298				BRANCH IF SO TO LET THROUGH
				BNE	SWIDNE	
F8A4	17 06 9B	300		LBSR	CBKLDR	OBTAIN BREAKPOINT POINTERS
F8A7	50	301		NEGB		OBTAIN POSITIVE COUNT
F8A8	5A	302	SWILP	DECB		COUNT DOWN
F8A9	2B 0A	303		BMI	SWIDNE	BRANCH WHEN DONE
F8AB		304		CMPU	,Y++	? WAS THIS A BREAKPOINT
F8AE	26 F8	305		BNE	SWILP	BRANCH IF NOT
	EF 6A	306		STU	10,S	SET PROGRAM COUNTER BACK
F8B2	16 02 1E	307		LBRA	ZBKPNT	GO DO BREAKPOINT
F8B5	OF FB	308	SWIDNE		SWIBFL	CLEAR IN CASE SET
F8B7	37 06	309		PULU	D	OBTAIN FUNCTION BYTE, UP PC
F8B9		310		CMPB	#NUMF'UN	? TOO HIGH
F8BB	10 22 02 OF	311		LBHI	ERROR	YES, DO BREAKPOINT
F8BF	EF 6A	312		STU	10,S	BUMP PROGRAM COUNTER PAST SWI
F8C1	58	313		ASLB	FUNCTION	CODE TIMES TWO
F8C2	33 8C B8	314		LEAU	SWIVTB,PCR	OBTAIN VECTOR BRANCH ADDRESS
F8C5	EC C5	315		LDD	B,U	LOAD OFFSET
F8C7	6E CB	316		JMP	D,U	JUMP TO ROUTINE
F8C9		317				
F8C9		318	* * * * * * *	* * * * * * *	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * *
F8C9		319	* REGIS	TERS TO	FUNCTION ROUTINE	ES:
F8C9		320	* DP->	WORK A	REA PAGE	
F8C9		321	* D,Y,			K=AS CALLED FROM USER
F8C9		322			WI INTERRUPT	
F8C9		323			*****	* * * * * * * * * * * * *
F8C9		324				
F8C9		325	******	******	*****	* * * * * * * * * * * * * * * * * * *
				_		
FRCG			*	F	SWI FUNCTION 81	
F8C9		326 327	*	[]	SWI FUNCTION 8]	
F8C9		327	*	-	MONITOR ENTRY	
F8C9 F8C9		327 328	* * FIRE	UP THE	MONITOR ENTRY ASSIST09 MONITOR	
F8C9 F8C9 F8C9		327 328 329	* * FIRE * THE	UP THE . STACK W	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES F(	OR THE DIRECT PAGE
F8C9 F8C9 F8C9 F8C9		327 328 329 330	* * FIRE * THE * REGI	UP THE . STACK W STER AN	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FO D CONDITION CODE	
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9		327 328 329 330 331	* FIRE * THE * REGI * 1)	UP THE . STACK W STER AN INITIAL	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES F( D CONDITION CODE IZE CONSOLE I/O	OR THE DIRECT PAGE
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9		327 328 329 330 331 332	* FIRE * THE * REGI * 1) * 2)	UP THE STACK W STER AN INITIAL OPTIONA	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES F( D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON	DR THE DIRECT PAGE FLAGS ARE USED AS IS.
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9		327 328 329 330 331 332 333	* FIRE * THE * REGI * 1) * 2) * 3)	UP THE . STACK W STER AN INITIAL OPTIONA INITIAL	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES F( D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI	DR THE DIRECT PAGE FLAGS ARE USED AS IS.
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9		327 328 329 330 331 332 333 333	* FIRE * THE * REGI * 1) * 2) * 3) * 4)	UP THE STACK W STER AN INITIAL OPTIONA INITIAL ENTER C	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9		327 328 329 330 331 332 333 334 335	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT	UP THE STACK W STER AN INITIAL OPTIONA INITIAL ENTER C : A=0 I	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES F( D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SING OMMAND PROCESSOR NIT CONSOLE AND P	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9		327 328 329 330 331 332 333 334 335 336	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT	UP THE . STACK W STER AN INITIAL OPTIONA INITIAL ENTER C : A=0 I A#0 O	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES F( D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND F MIT CONSOLE INIT	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9		327 328 329 330 331 332 333 334 335 336 337	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT	UP THE . STACK W STER AN INITIAL OPTIONA INITIAL ENTER C : A=0 I A#0 O	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES F( D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND F MIT CONSOLE INIT	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9		327 328 329 330 331 332 333 334 335 336 337 338	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT *	UP THE STACK W STER AN INITIAL OPTIONA INITIAL ENTER C : A=0 I A#0 O	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES F( D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE INIT	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	41 53 53 49 53 54 +	327 328 329 330 331 332 333 334 335 336 337 338 339	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT	UP THE STACK W STER AN INITIAL OPTIONA INITIAL ENTER C : A=0 II A#0 OO *******	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES F( D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	41 53 53 49 53 54 + 04	327 328 329 330 331 332 333 334 335 336 337 338 339 340	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT *	UP THE STACK W STER AN INITIAL OPTIONA INITIAL ENTER C : A=0 I A#0 O	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES F( D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE INIT	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04	327 328 329 330 331 332 333 334 335 336 337 338 339 340 341	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON	UP THE STACK W STER AN. INITIAL OPTIONA INITIAL ENTER C : A=0 I A#0 O ******* FCC FCB	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGJ OMMAND PROCESSOR NIT CONSOLE AND H MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97	327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT *	UP THE STACK W STER AN. INITIAL OPTIONA INITIAL ENTER C : A=0 I A#0 O ******* FCC FCB STS	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES F( D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGJ OMMAND PROCESSOR NIT CONSOLE AND F MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97 6D 61	327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE STACK W STER AN. INITIAL OPTIONAI INITIAL ENTER C : A=0 II A#0 OI ******* FCC FCB STS TST	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SING OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97 6D 61 26 0D	327 328 329 331 332 333 334 335 336 337 338 339 340 341 342 343 344	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE . STACK W STER AN INITIAL OPTIONA INITIAL ENTER C : A=0 I A#0 OI ******* FCC FCB STS TST BNE	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FU D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE SIGNON EYE-CATCHER SAVE FOR BAD STACK RECOVERY ? INIT CONSOLE AND SEND MSG BRANCH IF NOT
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97 6D 61 26 0D AD 9D E6 F9	327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE STACK W STER AN. OPTIONA INITIAL ENTER C : A=0 II A#0 OO ******** FCC FCB STS TST BNE JSR	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FU D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE SIGNON EYE-CATCHER SAVE FOR BAD STACK RECOVERY ? INIT CONSOLE AND SEND MSG BRANCH IF NOT
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB	327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE STACK W STER AN. INITIAL OPTIONA INITIAL ENTER C : A=0 II A#0 OI ******** FCC FCB STS TST BNE JSR JSR	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB 30 8C E5	327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE STACK W STER AN. INITIAL ENTER C : A=0 I A#0 O ******* FCC FCB STS TST BNE JSR LEAX	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FU D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB 30 8C E5 3F	327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE STACK W STER AN INITIAL OPTIONA INITIAL ENTER C : A=0 I A#0 O ******** FCC FCB STS TST BNE JSR JSR LEAX SWI	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGJ OMMAND PROCESSOR NIT CONSOLE AND F MIT CONSOLE AND F MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB 30 8C E5 3F 03	327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE . STACK W STER AN INITIAL OPTIONA INITIAL ENTER C : A=0 I A#0 OI ******* FCC FCB STS TST BNE JSR JSR JSR LEAX SWI FCB	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB 30 8C E5 3F 03 9E F6	327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE STACK W STER AN INITIAL OPTIONA INITIAL ENTER C : A=0 I A#0 OI ******* FCC FCB STS TST BNE JSR JSR JSR LEAX SWI FCB LDX	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB 30 8C E5 3F 03 9E F6 27 0D	327 328 329 330 331 332 333 334 335 336 337 338 340 341 342 343 344 345 346 347 348 349 350 351	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE STACK W STER AN. OPTIONA INITIAL ENTER C : A=0 II A#0 OX ******** FCC FCB STS TST BNE JSR JSR JSR LEAX SWI FCB LDX BEQ	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB 30 8C E5 3F 03 9E F6 27 0D 6F 02	327 328 329 330 331 332 333 334 335 336 337 338 340 341 342 343 344 345 346 347 348 349 350 351 352	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE STACK W STER AN. INITIAL OPTIONA INITIAL ENTER C : A=0 II A#0 OI ******** FCC FCB STS TST BNE JSR JSR JSR LEAX SWI FCB LDX BEQ CLR	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB 30 8C E5 3F 03 9E F6 27 0D 6F 02 6F 03	327 328 329 330 331 332 333 334 335 336 337 338 340 341 342 343 344 345 346 347 348 349 350 351 352 353	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE STACK W STER AN. INITIAL ENTER C : A=0 I A#0 O ******** FCC FCB STS TST BNE JSR JSR LEAX SWI FCB LDX BEQ CLR CLR	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB 30 8C E5 3F 03 9E F6 27 0D 6F 02	327 328 329 330 331 332 333 334 335 336 337 338 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE STACK W STER AN. INITIAL OPTIONA INITIAL ENTER C : A=0 II A#0 OI ******** FCC FCB STS TST BNE JSR JSR JSR LEAX SWI FCB LDX BEQ CLR	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB 30 8C E5 3F 03 9E F6 27 0D 6F 02 6F 03 CC 01 A6 A7 01	327 328 329 330 331 332 333 334 335 336 337 338 340 341 342 343 344 345 346 347 348 349 350 351 352 353	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE STACK W STER AN. INITIAL ENTER C : A=0 I A#0 O ******** FCC FCB STS TST BNE JSR JSR LEAX SWI FCB LDX BEQ CLR CLR	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB 30 8C E5 3F 03 9E F6 27 0D 6F 02 6F 03 CC 01 A6 A7 01	327 328 329 330 331 332 333 334 335 336 337 338 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354	* FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE . STACK W STER AN INITIAL OPTIONA INITIAL ENTER C : A=0 I A#0 OI ******* FCC FCB STS TST BNE JSR JSR JSR JSR JSR JSR JSR JSR JSR JSR	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9 F8C9	04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB 30 8C E5 3F 03 9E F6 27 0D 6F 02 6F 03 CC 01 A6 A7 01	327 328 329 330 331 332 333 334 335 336 337 338 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355	* * FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE STACK W STER AN INITIAL OPTIONA INITIAL ENTER C : A=0 I A#0 O ******* FCC FCB STS TST BNE JSR JSR JSR JSR JSR JSR JSR JSR JSR JSR	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
<ul> <li>F8C9</li> <li>F8C9<td>04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB 30 8C E5 3F 03 9E F6 27 0D 6F 02 6F 03 CC 01 A6 A7 01 E7 00</td><td>327 328 329 330 331 332 333 334 335 336 337 338 340 341 342 343 344 345 346 347 348 344 345 346 347 351 352 353 355 356</td><td>* * FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR</td><td>UP THE STACK W STER AN INITIAL OPTIONA INITIAL ENTER C : A=0 I A#0 O ******* FCC FCB STS TST BNE JSR JSR JSR JSR JSR JSR JSR JSR JSR JSR</td><td>MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************</td><td>DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************</td></li></ul>	04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB 30 8C E5 3F 03 9E F6 27 0D 6F 02 6F 03 CC 01 A6 A7 01 E7 00	327 328 329 330 331 332 333 334 335 336 337 338 340 341 342 343 344 345 346 347 348 344 345 346 347 351 352 353 355 356	* * FIRE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE STACK W STER AN INITIAL OPTIONA INITIAL ENTER C : A=0 I A#0 O ******* FCC FCB STS TST BNE JSR JSR JSR JSR JSR JSR JSR JSR JSR JSR	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
<ul> <li>F8C9</li> <li>F8D1</li> <li>F8D2</li> <li>F8D2</li> <li>F8D7</li> <li>F8D9</li> <li>F8D7</li> <li>F8D9</li> <li>F8D7</li> <li>F8D9</li> <li>F8D7</li> <li>F8D9</li> <li>F8D7</li> <li>F8D8</li> <li>F8E4</li> <li>F8E5</li> <li>F8E6</li> <li>F8E8</li> <li>F8E4</li> <li>F8E6</li> <li>F8E8</li> <li>F8E6</li> <li>F8E8</li> <li>F8E6</li> <li>F8E8</li> <li>F8E7</li> <li>F8F3</li> <li>F8F5</li> </ul>	04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB 30 8C E5 3F 03 9E F6 27 0D 6F 02 6F 03 CC 01 A6 A7 01 E7 00	327 328 329 330 331 332 333 334 335 336 337 338 340 341 342 343 344 345 346 347 348 344 345 346 347 348 350 351 352 353 354 355 355 356 357	* FIRE * THE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE STACK W STER AN. INITIAL ENTER CO : A=0 II A#0 OO ******** FCC FCB STS TST BNE JSR JSR JSR JSR LEAX SWI FCB LDX BEQ CLR CLR LDD STA STB NGLE SH CLR	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FU D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************
<ul> <li>F8C9</li> <li>F8D1</li> <li>F8D2</li> <li>F8D2</li> <li>F8D7</li> <li>F8D9</li> <li>F8D7</li> <li>F8D9</li> <li>F8D7</li> <li>F8D9</li> <li>F8D7</li> <li>F8D9</li> <li>F8D7</li> <li>F8D9</li> <li>F8D7</li> <li>F855</li> <li>F855</li> </ul>	04 10 DF 97 6D 61 26 0D AD 9D E6 F9 AD 9D E6 FB 30 8C E5 3F 03 9E F6 27 0D 6F 02 6F 03 CC 01 A6 A7 01 E7 00	327 328 329 330 331 332 333 334 335 336 337 338 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358	* FIRE * THE * THE * REGI * 1) * 2) * 3) * 4) * INPUT * * SIGNON ZMONTR	UP THE STACK W STER AN. INITIAL ENTER CO : A=0 II A#0 OO ******** FCC FCB STS TST BNE JSR JSR JSR JSR LEAX SWI FCB LDX BEQ CLR CLR LDD STA STB NGLE SH CLR	MONITOR ENTRY ASSIST09 MONITOR ITH ITS VALUES FC D CONDITION CODE IZE CONSOLE I/O LLY PRINT SIGNON IZE PTM FOR SINGI OMMAND PROCESSOR NIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE AND I MIT CONSOLE INIT ***********************************	DR THE DIRECT PAGE FLAGS ARE USED AS IS. LE STEPPING PRINT STARTUP MESSAGE AND STARTUP MESSAGE ************************************

F8F7		361	* * * * * * * *	* * * * * * * * *	* * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
F8F7		362	*		IAND HANDLER	
F8F7		363	* BREA		ARE REMOVED AT I	HIS TIME.
F8F7		364				ORE ALL CHARACTERS
F8F7		365			RATOR ON THE STA	
F8F7		366			IRST MATCHING CC	
F8F7		367	* CALL	IT OR O	SIVE '?' RESPONSE	•
F8F7		368	* DURI	NG COMMA	ND SEARCH:	
F8F7		369	*	B=OFFSET	TO NEXT ENTRY C	N X
F8F7		370	*	U=SAVED	S	
F8F7		371			RY SIZE+2	
F8F7		572				=0 VALID)/COMPARE CNT
F8F7		5.5				(0=CR HAS BEEN DONE)
F8F7		571			T OF COMMAND STC	
F8F7 F8F7		375 376			OF COMMAND STORE	
F8F7	3F	570	CMD	SWI		TO NEW LINE
F8F8	06	378	CMD	FCB	PCRLF	FUNCTION
F8F9	00		* הדפאפו		REAKPOINTS	FUNCTION
F8F9	17 06 46		CMDNEP		CBKLDR	OBTAIN BREAKPOINT POINTERS
F8FC	2A 0C	381	01121121	BPL	CMDNOL	BRANCH IF NOT ARMED OR NONE
F8FE	50	382		NEGB		MAKE POSITIVE
F8FF	D7 FA	383		STB	BKPTCT	FLAG AS DISARMED
F901	5A	384	CMDDDL	DECB		? FINISHED
F902	2B 06	385		BMI	CMDNOL	BRANCH IF SO
F904	A6 30	386		LDA	-NUMBKP*2,Y	LOAD OPCODE STORED
F906	A7 B1	387		STA	[,Y++]	STORE BACK OVER "SWI"
	20 F7	388		BRA	CMDDDL	LOOP UNTIL DONE
	AE 6A		CMDNOL		10,S	LOAD USERS PROGRAM COUNTER
	9F 93	390		STX	PCNTER	SAVE FOR EXPRESSION ANALYZER
	86 3E	391		LDA	#PROMPT	LOAD PROMPT CHARACTER
F910	3F	392		SWI	0.1	SEND TO OUTPUT HANDLER
F911 F912		393		FCB	OUTCH	FUNCTION
	33 E4 DF 95	394 395		LEAU STU	, S PSTACK	REMEMBER STACK RESTORE ADDRESS REMEMBER STACK FOR ERROR USE
F916		396		CLRA	FSIACK	PREPARE ZERO
F917	5F	397		CLRB		PREPARE ZERO
	DD 9B	398		STD	NUMBER	CLEAR NUMBER BUILD AREA
	DD 8F	399		STD	MISFLG	CLEAR MISCEL. AND SWICNT FLAGS
F91C	DD 91	400		STD	TRACEC	CLEAR TRACE COUNT
F91E	C6 02	401		LDB	#2	SET D TO TWO
F920	34 07	402		PSHS	D,CC	PLACE DEFAULTS ONTO STACK
F922			* CHECK	FOR "QU	JICK" COMMANDS.	
F922	17 04 54	404		LBSR	READ	OBTAIN FIRST CHARACTER
F925	30 8D 05 81	405		LEAX	CDOT+2,PCR	PRESET FOR SINGLE TRACE
	81 2E	406		CMPA	#'.'	? QUICK TRACE
	27 5A	407		BEQ	CMDXQT	BRANCH EQUAL FOR TRACE ONE READY MEMORY ENTRY POINT
	30 8D 04 E9	408		LEAX	CMPADP+2, PCR	
F931 F933	81 2F 27 52	409 410		CMPA BEQ	#'/' CMDXQT	? OPEN LAST USED MEMORY BRANCH TO DO IT IF SO
F935	21 32				CHARACTER	BRANCH TO DO TT TF 50
F935	81 20	412		CMPA	#' '	? BLANK OR DELIMITER
F937	23 14	413	0.122	BLS	CMDGOT	BRANCH YES, WE HAVE IT
F939	34 02	414		PSHS	A	BUILD ONTO STACK
F93B	6C 5F	415		INC	-1,U	COUNT THIS CHARACTER
F93D	81 2F	416		CMPA	#'/'	? MEMORY COMMAND
F93F	27 4F	417		BEQ	CMDMEM	BRANCH IF SO
F941	17 04 OB	418		LBSR	BLDHXC	TREAT AS HEX VALUE
F944	27 02	419		BEQ	CMD3	BRANCH IF STILL VALID NUMBER
F946	6A 5E	420		DEC	-2,U	FLAG AS INVALID NUMBER
F948	17 04 2E	421	CMD3	LBSR	READ	OBTAIN NEXT CHARACTER
F94B	20 E8	422	+ 0	BRA	CMD2	TEST NEXT CHARACTER
F94D	9.0.05	423			NOW SEARCH TABLE	
	80 OD	424	CMDGOT		#CR	SET ZERO IF CARRIAGE RETURN
F94F	A7 5D 9E C4	425 426		STA	-3,U	SETUP FLAG
F951 F953	9E C4 E6 80	426 427	CMDSCH	LDX	VECTAB+.CMDL1 ,X+	START WITH FIRST CMD LIST LOAD ENTRY LENGTH
F953 F955	2A 10	427 428	CINDOCH	BPL	, X+ CMDSME	BRANCH IF NOT LIST END
1/55	211 ±0	120			CHEOTH	

F957	9E EE	429 430 431 432 433 434 435 436 436		LDX	VECTAB+.CMDL2	NOW TO SECOND CMD LIST
	5C	430		INCB		? TO CONTINUE TO DEFAULT LIST
TQEA	27 57	431		BEO	CMDSCH	BRANCH IF SO
F95C	10 DE 95	432	CMDBAD	LDS	CMDSCH PSTACK	RESTORE STACK
F95F	30 8D 01 5A	433		LEAX	ERRMSG, PCR	POINT TO ERROR STRING
F963		434		SWI		SEND OUT
F964	02	435		FCB	PDATA1	TO CONSOLE
F965	20 90	436		BRA	CMD	AND TRY AGAIN
F967		437	* SEARC	H NEXT E	NTRY	
F967	5A	436 437 438 439 440	CMDSME	DECB	-1,U	TAKE ACCOUNT OF LENGTH BYTE
F968	E1 5F	439		CMPB	-1,U	? ENTERED LONGER THAN ENTRY
F96A	24 03	440 441 442 443 444		BHS	CMDSIZ SKIP	BRANCH IF NOT TOO LONG TO NEXT ENTRY
F96C	3A	441	CMDFLS	ABX	SKIP	TO NEXT ENTRY
F96D	20 E4	442		BRA	CMDSCH	AND TRY NEXT
F96F	31 5D	443	CMDSIZ	LEAY	-3,U	PREPARE TO COMPARE
F971	A6 5F	444		LDA	-1,U	LOAD SIZE+2
F973					#2	TO ACTUAL SIZE ENTERED
	A7 5E	445 446 447 448 449 450		STA	#2 -2,U	SAVE SIZE FOR COUNTDOWN
	5A	447	CMDCMP			DOWN ONE BYTE
	A6 80	448		LDA	, X+	NEXT COMMAND CHARACTER
	A1 A2	449		CMPA	,-Y	? SAME AS THAT ENTERED
	26 EE	450		BNE	CMDFLS	BRANCH TO FLUSH IF NOT
	6A 5E	451		DEC	-2,U	COUNT DOWN LENGTH OF ENTRY
	26 F5	452		BNE	CMDCMP	BRANCH IF MORE TO TEST
	3A	453		ABX	TO	NEXT ENTRY
	EC 1E	454		LDD	-2,X	BRANCH IF MORE TO TEST NEXT ENTRY LOAD OFFSET COMPUTE ROUTINE ADDRESS+2 SET CC FOR CARRIAGE RETURN TEST DELETE STACK WORK AREA CALL COMMAND CO. CLET NEWE COMMAND
	30 8B	455		LEAX	D,X	COMPUTE ROUTINE ADDRESS+2
	6D 5D	456	CMDXQT	TST	-3,U	SET CC FOR CARRIAGE RETURN TEST
	32 C4	457		LEAS	,U	DELETE STACK WORK AREA
F98B	AD 1E	458		JSR	-2,X	CALL COMMAND
F98D	16 FF 7A	459		LBRA	CMDNOL	GO GET NEXT COMMAND
F990	6D 5E	460	CMDMEM	TST	-2,U	? VALID HEX NUMBER ENTERED
F992	2B C8	461		BMI	CMDBAD	BRANCH ERROR IF NOT
	20 00 717					
F994	30 88 AE	462		LEAX	<cmemn-cmpadp,x< td=""><td>TO DIFFERENT ENTRY</td></cmemn-cmpadp,x<>	TO DIFFERENT ENTRY
F997	DC 9B	462 463		LEAX LDD	<cmemn-cmpadp,x NUMBER</cmemn-cmpadp,x 	TO DIFFERENT ENTRY LOAD NUMBER ENTERED
F997 F999	DC 9B 20 EC	462 463 464		LEAX LDD BRA	<cmemn-cmpadp,x NUMBER CMDXQT</cmemn-cmpadp,x 	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND
F997 F999 F99B	DC 9B 20 EC	462 463 464 465		LEAX LDD BRA	<cmemn-cmpadp,x NUMBER CMDXQT</cmemn-cmpadp,x 	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND
F997 F999 F99B F99B	DC 9B 20 EC	462 463 464 465 466	** COMM	LEAX LDD BRA ANDS ARE	<pre><cmemn-cmpadp,x <="" a="" as="" cmdxqt="" eentered="" number="" pre="" su=""></cmemn-cmpadp,x></pre>	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND BROUTINE WITH:
F997 F999 F99B F99B F99B	DC 9B 20 EC	462 463 464 465 466 467	** COMM ** D	LEAX LDD BRA ANDS ARE PR->ASSI	<cmemn-cmpadp,x NUMBER CMDXQT ENTERED AS A SU ST09 DIRECT PAGE</cmemn-cmpadp,x 	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND BROUTINE WITH: WORK AREA
F997 F999 F99B F99B F99B F99B	DC 9B 20 EC	462 463 464 465 466 467 466	** COMM ** D ** Z	LEAX LDD BRA ANDS ARE PR->ASSI =1 CARRI	<pre><cmemn-cmpadp,x NUMBER CMDXQT EENTERED AS A SU ST09 DIRECT PAGE AGE RETURN ENTER AGE RETURN ENTER</cmemn-cmpadp,x </pre>	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND BROUTINE WITH: WORK AREA ED
F997 F999 F99B F99B F99B F99B F99B	DC 9B 20 EC	462 463 464 465 466 467 468 469 469	** COMM ** D ** Z ** Z	LEAX LDD BRA ANDS ARE PR->ASSI =1 CARRI =0 NON C	<pre><cmemn-cmpadp,x NUMBER CMDXQT STO9 DIRECT PAGE AGE RETURN ENTER ARRIAGE RETURN DIRECT ARRIAGE RETURN DIRECT</cmemn-cmpadp,x </pre>	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND BROUTINE WITH: WORK AREA ED ELIMITER
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	462 463 464 465 466 467 468 469 470 471	** COMM ** D ** Z ** Z ** S	LEAX LDD BRA ANDS ARE PR->ASSI =1 CARRI =0 NON C =NORMAL	<pre><cmemn-cmpadp,x NUMBER CMDXQT ST09 DIRECT PAGE AGE RETURN ENTER: ARRIAGE RETURN DI RETURN ADDRESS</cmemn-cmpadp,x </pre>	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND BROUTINE WITH: WORK AREA ED ELIMITER
F997 F999 F99B F99B F99B F99B F99B F99B	DC 9B 20 EC	462 463 464 465 466 467 468 469 470 471 472	** COMM ** D ** Z ** Z ** S ** THE	LEAX LDD BRA ANDS ARE PR->ASSI =1 CARRI =0 NON C =NORMAL LABEL "C	<pre><cmemn-cmpadp,x NUMBER CMDXQT ST09 DIRECT PAGE AGE RETURN ENTER ARRIAGE RETURN DI RETURN ADDRESS MDBAD" MAY BE EN Contact MDBAD" MAY BE EN Contact Not Contact Not Contac</cmemn-cmpadp,x </pre>	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND BROUTINE WITH: WORK AREA ED ELIMITER TERED TO ISSUE AN
F997 F999 F99B F99B F99B F99B F99B F99B	DC 9B 20 EC	462 463 464 465 466 467 468 469 470 471 472	** COMM ** D ** Z ** Z ** S ** THE ** AN E	LEAX LDD BRA ANDS ARE PR->ASSI =1 CARRI =0 NON C =NORMAL LABEL "C RROR FLA	<pre><cmemn-cmpadp,x NUMBER CMDXQT STO9 DIRECT PAGE AGE RETURN ENTER ARRIAGE RETURN DI RETURN ADDRESS MDBAD" MAY BE EN G (*).</cmemn-cmpadp,x </pre>	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND BROUTINE WITH: WORK AREA ED ELIMITER TERED TO ISSUE AN
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	462 463 464 465 466 467 468 469 470 471 472 473	** COMM ** D ** Z ** S ** THE ** AN E	LEAX LDD BRA ANDS ARE PR->ASSI =1 CARRI =0 NON C =NORMAL LABEL "C RROR FLA	<pre><cmemn-cmpadp,x NUMBER CMDXQT EENTERED AS A SU ST09 DIRECT PAGE AGE RETURN ENTER ARRIAGE RETURN DI RETURN ADDRESS MDBAD" MAY BE EN G (*).</cmemn-cmpadp,x </pre>	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND BROUTINE WITH: WORK AREA ED ELIMITER TERED TO ISSUE AN
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	462 463 464 465 466 467 468 469 470 471 472 473 474	** COMM ** D ** Z ** S ** THE ** THE ** AN E ******	LEAX LDD BRA ANDS ARE PR->ASSI =1 CARRI =0 NON C =NORMAL LABEL "C RROR FLA	<pre><cmemn-cmpadp,x NUMBER CMDXQT : ENTERED AS A SU ST09 DIRECT PAGE AGE RETURN ENTER 'ARRIAGE RETURN DI RETURN ADDRESS 'MDBAD" MAY BE EN' G (*). ***********************************</cmemn-cmpadp,x </pre>	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND BROUTINE WITH: WORK AREA ED ELIMITER TERED TO ISSUE AN
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	462 463 464 465 466 467 468 469 470 471 472 473 474 475 475	** COMM ** D ** Z ** Z ** S ** THE ** AN E *******	LEAX LDD BRA ANDS ARE PR->ASSI =1 CARRI =0 NON C =NORMAL LABEL "C RROR FLA ********	<pre><cmemn-cmpadp,x NUMBER CMDXQT SENTERED AS A SU ST09 DIRECT PAGE AGE RETURN ENTER: ARRIAGE RETURN DI RETURN ADDRESS MDBAD" MAY BE EN G (*). ***********************************</cmemn-cmpadp,x </pre>	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND BROUTINE WITH: WORK AREA ED ELIMITER TERED TO ISSUE AN
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	462 463 464 465 466 467 468 469 470 471 472 473 474 475 476	** COMM ** D ** Z ** Z ** S ** THE ** AN E ******* * * THES	LEAX LDD BRA ANDS ARE PR->ASSI =1 CARRI =0 NON C =NORMAL LABEL "C RROR FLA ******* ASSIST E ARE TH	<pre><cmemn-cmpadp,x NUMBER CMDXQT SENTERED AS A SU ST09 DIRECT PAGE AGE RETURN ENTER ARRIAGE RETURN DI RETURN ADDRESS MDBAD" MAY BE EN G (*). ***********************************</cmemn-cmpadp,x </pre>	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND BROUTINE WITH: WORK AREA ED ELIMITER TERED TO ISSUE AN ************************************
F997 F998 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477	** COMM ** D ** Z ** Z ** S ** THE ** AN E ****** * * THES * THES	LEAX LDD BRA ANDS ARE PR->ASSI =1 CARRI =0 NON C =NORMAL LABEL "C RROR FLA ******* ASSIST E ARE TE ES OF TE E BY USI	<pre><cmemn-cmpadp,x NUMBER CMDXQT EENTERED AS A SU ST09 DIRECT PAGE AGE RETURN ENTER ARRIAGE RETURN D RETURN ADDRESS MDBAD" MAY BE EN G (*). ***********************************</cmemn-cmpadp,x </pre>	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND BROUTINE WITH: WORK AREA ED ELIMITER TERED TO ISSUE AN ************************************
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478	** COMM ** D ** Z ** S ** THE ** AN E ****** * THES * TABL * THES	LEAX LDD BRA ANDS ARE PR->ASSI =1 CARRI =0 NON C =NORMAL LABEL "C RROR FLA ******* ASSIST E ARE TH ES OF TH E BY USI	<pre><cmemn-cmpadp,x NUMBER CMDXQT SENTERED AS A SU ST09 DIRECT PAGE AGE RETURN ENTER ARRIAGE RETURN D RETURN ADDRESS MDBAD" MAY BE EN G (*). ***********************************</cmemn-cmpadp,x </pre>	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND BROUTINE WITH: WORK AREA ED ELIMITER TERED TO ISSUE AN ************************************
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC					DOWN ONE BYTE NEXT COMMAND CHARACTER ? SAME AS THAT ENTERED BRANCH TO FLUSH IF NOT COUNT DOWN LENGTH OF ENTRY BRANCH IF MORE TO TEST NEXT ENTRY LOAD OFFSET COMPUTE ROUTINE ADDRESS+2 SET CC FOR CARRIAGE RETURN TEST DELETE STACK WORK AREA CALL COMMAND GO GET NEXT COMMAND ? VALID HEX NUMBER ENTERED BRANCH ERROR IF NOT TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND BROUTINE WITH: WORK AREA ED ELIMITER TERED TO ISSUE AN
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	480	* ENTRY	FORMAT:		
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	480 481	* ENTRY * +	FORMAT: 0TOTA	L SIZE OF ENTRY	TO DIFFERENT ENTRY LOAD NUMBER ENTERED AND ENTER MEMORY COMMAND BROUTINE WITH: WORK AREA ED ELIMITER TERED TO ISSUE AN ************************************
F997 F998 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	480 481 482	* ENTRY * + * +	FORMAT: 0TOTA 1COMM	L SIZE OF ENTRY AND STRING	(INCLUDING THIS BYTE)
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	480 481 482 483	* ENTRY * + * +	FORMAT: 0TOTA 1COMM	L SIZE OF ENTRY AND STRING	
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	480 481 482 483 484	* ENTRY * + * + * +	FORMAT: 0TOTA 1COMM NTWO	L SIZE OF ENTRY AND STRING BYTE OFFSET TO C	(INCLUDING THIS BYTE) OMMAND (ENTRYADDR-*)
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	480 481 482 483 484 485	* ENTRY * + * + * + * + * +	FORMAT: 0TOTA 1COMM NTWO TABLES I	L SIZE OF ENTRY AND STRING BYTE OFFSET TO CO TERMINATE WITH A	(INCLUDING THIS BYTE) OMMAND (ENTRYADDR-*) ONE BYTE -1 OR -2.
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	480 481 482 483 484 485 485	* ENTRY * + * + * + * + * +	FORMAT: 0TOTA 1COMM NTWO TABLES T -1 CONTI	L SIZE OF ENTRY IAND STRING BYTE OFFSET TO C TERMINATE WITH A NUES THE COMMAND	(INCLUDING THIS BYTE) OMMAND (ENTRYADDR-*) ONE BYTE -1 OR -2.
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	480 481 482 483 484 485 486 486	* ENTRY * + * + * + * + * * * THE * THE	FORMAT: 0TOTA 1COMM NTWO TABLES T -1 CONTI SECON	L SIZE OF ENTRY NAND STRING BYTE OFFSET TO C RERMINATE WITH A NUES THE COMMAND D COMMAND TABLE.	(INCLUDING THIS BYTE) OMMAND (ENTRYADDR-*) ONE BYTE -1 OR -2. SEARCH WITH THE
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	480 481 482 483 484 485 485	* ENTRY * + * + * + * + * THE * THE * THE	FORMAT: 0TOTA 1COMM NTWO TABLES T -1 CONTI SECON -2 TERMI	L SIZE OF ENTRY AND STRING BYTE OFFSET TO C TERMINATE WITH A NUES THE COMMAND D COMMAND TABLE. NATES COMMAND SE	(INCLUDING THIS BYTE) OMMAND (ENTRYADDR-*) ONE BYTE -1 OR -2. SEARCH WITH THE
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	480 481 482 483 484 485 486 487 488 489	* ENTRY * + * + * + * + * THE * THE * THE	FORMAT: 0TOTA 1COMM NTWO TABLES T -1 CONTI SECON -2 TERMI	L SIZE OF ENTRY AND STRING BYTE OFFSET TO C TERMINATE WITH A NUES THE COMMAND D COMMAND TABLE. NATES COMMAND SE	(INCLUDING THIS BYTE) OMMAND (ENTRYADDR-*) ONE BYTE -1 OR -2. SEARCH WITH THE ARCHES.
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	480 481 482 483 484 485 485 485 486 487 488 489 490	* ENTRY * + * + * THE * THE * THE * THE	FORMAT: 0TOTA 1COMM NTWO TABLES T -1 CONTI SECON -2 TERMI	L SIZE OF ENTRY AND STRING BYTE OFFSET TO C TERMINATE WITH A NUES THE COMMAND D COMMAND TABLE. NATES COMMAND SE	(INCLUDING THIS BYTE) OMMAND (ENTRYADDR-*) ONE BYTE -1 OR -2. SEARCH WITH THE ARCHES.
F997 F999 F998 F998 F998 F998 F998 F998	DC 9B 20 EC	480 481 482 483 484 485 486 487 488 489	* ENTRY * + * + * THE * THE * THE * THE * THE	FORMAT: 0TOTA 1COMM NTWO TABLES T -1 CONTI SECON -2 TERMI ******** IS THE I	L SIZE OF ENTRY AND STRING BYTE OFFSET TO C TERMINATE WITH A NUES THE COMMAND D COMMAND TABLE. NATES COMMAND SE	(INCLUDING THIS BYTE) OMMAND (ENTRYADDR-*) ONE BYTE -1 OR -2. SEARCH WITH THE ARCHES.
F997 F999 F998 F998 F998 F998 F998 F998		480 481 482 483 484 485 486 487 488 489 490 491	* ENTRY * + * + * THE * THE * THE * THE	FORMAT: 0TOTA 1COMP NTWO TABLES I -1 CONTI SECON -2 TERMI ******** IS THE L ENTRY.	L SIZE OF ENTRY AND STRING BYTE OFFSET TO C TERMINATE WITH A NUES THE COMMAND D COMMAND TABLE. NATES COMMAND SE	(INCLUDING THIS BYTE) OMMAND (ENTRYADDR-*) ONE BYTE -1 OR -2. SEARCH WITH THE ARCHES. ************************************
F997 F999 F998 F998 F998 F998 F998 F998		480 481 482 483 484 485 486 487 488 489 490 491 492	* ENTRY * + * + * THE * THE * THE * THE * THE * THE * THIS * LIST	FORMAT: 0TOTA 1COMP NTWO TABLES I -1 CONTI SECON -2 TERMI ******** IS THE L ENTRY.	L SIZE OF ENTRY IAND STRING BYTE OFFSET TO CONTRACT OF NUES THE COMMAND ID COMMAND TABLE. NATES COMMAND SE ************************************	(INCLUDING THIS BYTE) OMMAND (ENTRYADDR-*) ONE BYTE -1 OR -2. SEARCH WITH THE ARCHES.
F997 F999 F998 F998 F998 F998 F998 F998		480 481 482 483 484 485 486 487 488 489 490 491 492 493	* ENTRY * + * + * THE * THE * THE * THE * THE * THIS * LIST CMDTB2	FORMAT: 0TOTA 1COMM NTWO TABLES T -1 CONTI SECON -2 TERMI ******** IS THE L ENTRY. FCB	L SIZE OF ENTRY NAND STRING BYTE OFFSET TO CO TERMINATE WITH A NUES THE COMMAND D COMMAND TABLE. NATES COMMAND SE. ************************************	(INCLUDING THIS BYTE) OMMAND (ENTRYADDR-*) ONE BYTE -1 OR -2. SEARCH WITH THE ARCHES. ************************************
F997 F999 F998 F998 F998 F998 F998 F998		480 481 482 483 484 485 486 487 488 489 490 491 492 493 494	* ENTRY * + * + * THE * THE * THE * THE * THIS CMDTB2 * THIS	FORMAT: 0TOTA 1COMM NTWO TABLES I -1 CONTI SECON -2 TERMI ******** IS THE I ENTRY. FCB IS THE I	L SIZE OF ENTRY NAND STRING BYTE OFFSET TO CO TERMINATE WITH A NUES THE COMMAND D COMMAND TABLE. NATES COMMAND SE. ************************************	(INCLUDING THIS BYTE) OMMAND (ENTRYADDR-*) ONE BYTE -1 OR -2. SEARCH WITH THE ARCHES. ************************************

F99C		4D 17 9D 9F D2 DD	497	CMDTBL	EQU	*	MONITOR COMMAND TABLE
F99C	04		498		FCB	4	
F99D	42		499		FCC	/B/	'BREAKPOINT' COMMAND
F99E	05	4D	500		FDB	CBKPT-*	
F9A0			501		FCB	4	
F9A1			502		FCC		'CALL' COMMAND
F9A2		17	503		FDB	CCALL-*	
F9A4			504		FCB	4	
F9A5		0.5	505		FCC	/D/	'DISPLAY' COMMAND
F9A6		9D	506		FDB	CDISP-*	
F9A8 F9A9			507		FCB FCC	4 /E/	'ENCODE ' COMMAND
F9AA		٩F	500		FDB	CENCDE-*	ENCODE COMMAND
F9AC		51	510		FCB	4	
F9AD			511		FCC		'GO' COMMAND
F9AE		D2	512		FDB	CGO-*	
F9B0			513		FCB	4	
F9B1	4C		514		FCC	/L/	'LOAD' COMMAND
F9B2	04	DD	515		FDB	CLOAD-*	
F9B4	04		516		FCB	4	
F9B5	4D		517		FCC	/M/	'MEMORY' COMMAND
F9B6	04	0D	518		FDB	CMEM-*	
F9B8			519 520 521			4	
F9B9			520		FCC		'NULLS' COMMAND
F9BA		FD	521		FDB	CNULLS-*	
F9BC			522		FCB	4	
F9BD		0.7	523		FCC		'OFFSET' COMMAND
F9BE		UA	524		FDB	COFFS-*	
F9C0 F9C1			522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538		FCB FCC	4 /P/	'PUNCH' COMMAND
F9C1 F9C2		ΔF	520 527		FDB	CPUNCH-*	PONCH COMMAND
F9C4			528		FCB	4	
F9C5	52		529		FCC	/R/	'REGISTERS' COMMAND
F9C6		84	530		FDB	CREG-*	
F9C8			531		FCB	4	
F9C9			532		FCC	/S/	'STLEVEL' COMMAND
F9CA	04	F2	533		FDB	CSTLEV-*	
F9CC	04		534		FCB	4	
F9CD			535		FCC		'TRACE' COMMAND
F9CE		D6	536		FDB	CTRACE-*	
F9D0			537		FCB	4	
F9D1					FCC	/V/	'VERIFY' COMMAND
F9D2		CF'	539		FDB	CVER-*	
F9D4 F9D5	04 57		540		FCB	4 /W/	'WINDOW' COMMAND
F9D5 F9D6		68	541 542		FCC		WINDOW COMMAND
F9D8		00	543		FDB FCB	-1	END, CONTINUE WITH THE SECOND
F9D9			544		I CD	1	LND, CONTINCE WITH THE DECOND
F9D9				* * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * *
F9D9			546	*	1	SWI FUNCTIONS 4	AND 5]
F9D9			547	*	4 - OUT2	HS - DECODE BYT	E TO HEX AND ADD SPACE
F9D9							D TO HEX AND ADD SPACE
F9D9						E OR WORD TO DE	
F9D9			550	* OUTPU		CTERS SENT TO O	
F9D9			551	*		XT BYTE OR WORD	
F9D9			552	******	******	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * *
F9D9	20	0.0	553	7.011 <b>0</b> .11	1.5.3	37.	
F9D9 F9DB				ZOUT2H	LDA PSHS	, X+	LOAD NEXT BYTE
F9DB F9DD			555 556		LDB	D #16	SAVE - DO NOT REREAD
f9DD F9DF		T 0	550		MUL	#±0	SHIFT BY 4 BITS WITH MULTIPLY
F9DF F9E0		04	558		BSR	ZOUTHX	SEND OUT AS HEX
F9E2	35		559		PULS	D	RESTORE BYTES
F9E4			560		ANDA	#\$0F	ISOLATE RIGHT HEX
F9E6				ZOUTHX		#\$90	PREPARE A-F ADJUST
F9E8			562		DAA	ADJUST	
F9E9	89	40	563		ADCA	#\$40	PREPARE CHARACTER BITS
F9EB	19		564		DAA	ADJUST	

F9EC F9F0	6E 9D E5 EE	565	SEND	JMP	[VECTAB+.CODTA,	PCR] SEND TO OUT HANDLER
	8D E7	566 567	ZOT4HS	DCD	ZOUT2H	CONTERPT FIRST RYTE
	8D E5	568	ZOT2HS		ZOUT2H ZOUT2H	CONVERT FIRST BYTE CONVERT BYTE TO HEX
	AF 64	569	201243	STX	4,S	UPDATE USERS X REGISTER
F9F4 F9F6	Ar 04	570	* ₽\\		CE ROUTINE	UPDAIE USERS & REGISIER
F9F6		570	FALL	INIO SPA	CE ROUIINE	
F9F6		572	* * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * *
F9F6		572	*	-	WI FUNCTION 7]	
F9F6		574	*	-	- SEND BLANK TO	OUTPUT HANDLER
F9F6		575	* INPUT			
F9F6		576			SEND TO CONSOLE	HANDLER
F9F6		577				* * * * * * * * * * * * * * * * *
F9F6	86 20	578	ZSPACE	LDA	#''	LOAD BLANK
F9F8	20 3D	579		BRA	ZOTCH2	SEND AND RETURN
F9FA		580				
F9FA		581	* * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * *
F9FA		582	*	[	SWI FUNCTION 9]	
F9FA		583	*	SWAP	VECTOR TABLE EN	TRY
F9FA		584	* INPUT	: A=VECT	OR TABLE CODE (O	)FFSET)
F9FA		585	*		REPLACEMENT VAL	JUE
F9FA		586			VIOUS VALUE	
F9FA		587				* * * * * * * * * * * * * * *
	A6 61	588	ZVSWTH	LDA		LOAD REQUESTERS A
	81 34	589				? SUB-CODE TOO HIGH
	22 39	590		BHI	ZOTCH3	IGNORE CALL IF SO
	10 9E C2	591		LDY	VECTAB+.AVTBL	LOAD VECTOR TABLE ADDRESS
	EE A6	592		LDU	A,Y	U=OLD ENTRY
	EF 64 AF 7E	593 594		STU STX	4,S -2,S	RETURN OLD VALUE TO CALLERS X ? X=0
	27 2E	594 595			ZOTCH3	YES, DO NOT CHANGE ENTRY
	AF A6	596			A,Y	REPLACE ENTRY
	20 2A	597		BRA	ZOTCH3	RETURN FROM SWI
FAOF		598	*D	Didi	2010115	
		599	D			
FAUF						
FAOF FAOF		600	* * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * *
FAOF FAOF FAOF			* * * * * * * *	* * * * * * * *	**************************************	
FAOF		600	*		[SWI FUNCT	
FAOF FAOF		600 601	* * INC	HNP - OB	[SWI FUNCT	'ION 0] IN A (NO PARITY)
FAOF FAOF FAOF		600 601 602	* * INC * NULL	HNP - OB S AND RU	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE	'ION 0] IN A (NO PARITY)
FAOF FAOF FAOF FAOF		600 601 602 603	* INC * NULL * AUTO	HNP - OB S AND RU MATIC LI	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE	'ION 0] IN A (NO PARITY) 2D.
FAOF FAOF FAOF FAOF FAOF		600 601 602 603 604 605 606	* INC * NULL * AUTO *	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T	YION 0] IN A (NO PARITY) D. UPON RECIEVING A YAPE.
FA0F FA0F FA0F FA0F FA0F FA0F FA0F		600 601 602 603 604 605 606 607	* INC: * NULL * AUTO: *	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR *******	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T	YION 0] IN A (NO PARITY) 2D. UPON RECIEVING A
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA0F	8D 5D	600 601 602 603 604 605 606 607 608	* INC: * NULL * AUTO: * UNLE ******* ZINCHP	HNP – OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ************************************	TION 0] IN A (NO PARITY) ED. UPON RECIEVING A TAPE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA0F	8D 5F	600 601 602 603 604 605 606 607 608 609	* INC: * NULL * AUTO: * UNLE ******* ZINCHP	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ************************************	TION 0] IN A (NO PARITY) ED. UPON RECIEVING A PAPE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA0F	8D 5F 24 FA	600 601 602 603 604 605 606 607 608 609 610	* INC: * NULL * AUTO: * UNLE ******* ZINCHP	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR BCC	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ************************************	YION 0] IN A (NO PARITY) 2D. UPON RECIEVING A YAPE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA0F	8D 5F 24 FA 4D	600 601 602 603 604 605 606 607 608 609 610 611	* INC: * NULL * AUTO: * UNLE ******* ZINCHP	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR BSR BCC TSTA	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ************************************	YION 0] IN A (NO PARITY) 2D. UPON RECIEVING A YAPE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA0F	8D 5F 24 FA 4D 27 F9	600 601 602 603 604 605 606 607 608 609 610 611 612	* INC: * NULL * AUTO: * UNLE ******* ZINCHP	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR BSR BCC TSTA BEQ	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ****************** XQPAUS XQCIDT ZINCHP ? ZINCH	YION 0] IN A (NO PARITY) CD. UPON RECIEVING A YAPE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA0F	8D 5F 24 FA 4D 27 F9 81 7F	600 601 602 603 604 605 606 607 608 609 610 611 612 613	* INC: * NULL * AUTO: * UNLE ******* ZINCHP	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR BSR BSR BCC TSTA BEQ CMPA	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ************************************	ION 0] IN A (NO PARITY) ED. UPON RECIEVING A TAPE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA0F	8D 5F 24 FA 4D 27 F9 81 7F 27 F5	600 601 602 603 604 605 606 607 608 609 610 611 612 613 614	* INC: * NULL * AUTO: * UNLE ******* ZINCHP	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR BSR BCC TSTA BEQ CMPA BEQ	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ****************** XQPAUS XQCIDT ZINCHP ? ZINCH #\$7F ZINCH	ION 0] IN A (NO PARITY) ED. UPON RECIEVING A APE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA11 FA13 FA15 FA15 FA18 FA1A FA12	8D 5F 24 FA 4D 27 F9 81 7F 27 F5 A7 61	600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615	* INC: * NULL * AUTO: * UNLE ******* ZINCHP	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR BSR BCC TSTA BEQ CMPA BEQ STA	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ************************************	TION 0] IN A (NO PARITY) D. UPON RECIEVING A "APE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA0F	8D 5F 24 FA 4D 27 F9 81 7F 27 F5 A7 61 0D 8F	600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616	* INC: * NULL * AUTO: * UNLE ******* ZINCHP	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR BSR BSR BSR BCC TSTA BEQ CMPA BEQ STA TST	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ************************************	TION 0] IN A (NO PARITY) D. UPON RECIEVING A "APE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA0F	8D 5F 24 FA 4D 27 F9 81 7F 27 F5 A7 61 0D 8F 26 17	600 601 602 603 604 605 606 607 608 607 608 610 611 612 613 614 615 616 617	* INC: * NULL * AUTO: * UNLE ******* ZINCHP	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR BSR BSR BSR BCC TSTA BEQ CMPA BEQ STA TST BNE	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T XQPAUS XQCIDT ZINCHP ? ZINCH #\$7F ZINCH 1,S MISFLG ZOTCH3	TION 0] IN A (NO PARITY) D. UPON RECIEVING A "APE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA15 FA15 FA16 FA18 FA18 FA1A FA12 FA20 FA22	<ul> <li>8D 5F</li> <li>24 FA</li> <li>4D</li> <li>27 F9</li> <li>81 7F</li> <li>27 F5</li> <li>A7 61</li> <li>0D 8F</li> <li>26 17</li> <li>81 0D</li> </ul>	600 601 602 603 605 606 607 608 609 610 611 612 613 614 615 616 617 618	* INC: * NULL * AUTO: * UNLE ******* ZINCHP	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR BSR BCC TSTA BEQ CMPA BEQ STA TST BNE CMPA	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ****************** XQPAUS XQCIDT ZINCHP ? ZINCH #\$7F ZINCH 1,S MISFLG ZOTCH3 #CR	YION 0] IN A (NO PARITY) CD. UPON RECIEVING A YAPE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA11 FA13 FA15 FA16 FA18 FA16 FA18 FA12 FA12 FA22 FA24	<ul> <li>8D 5F</li> <li>24 FA</li> <li>4D</li> <li>27 F9</li> <li>81 7F</li> <li>27 F5</li> <li>A7 61</li> <li>0D 8F</li> <li>26 17</li> <li>81 0D</li> </ul>	600 601 602 603 604 605 606 607 608 607 608 610 611 612 613 614 615 616 617	* INC: * NULL * AUTO: * UNLE ******* ZINCHP	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR BSR BSR BSR BCC TSTA BEQ CMPA BEQ STA TST BNE	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T XQPAUS XQCIDT ZINCHP ? ZINCH #\$7F ZINCH 1,S MISFLG ZOTCH3	YION 0] IN A (NO PARITY) YD. UPON RECIEVING A YAPE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA11 FA13 FA13 FA15 FA16 FA18 FA1A FA1C FA12 FA12 FA22 FA24 FA26	<ul> <li>8D 5F</li> <li>24 FA</li> <li>4D</li> <li>27 F9</li> <li>81 7F</li> <li>27 F5</li> <li>A7 61</li> <li>0D 8F</li> <li>26 17</li> <li>81 0D</li> <li>26 04</li> </ul>	600 601 602 603 604 605 606 607 608 609 610 612 613 614 615 616 617 618 619	* INC: * NULL * AUTO: * UNLE ******* ZINCHP	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR BSR BCC TSTA BEQ CMPA BEQ STA TST BNE CMPA BNE	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ****************** XQPAUS XQCIDT ZINCHP ? ZINCH #\$7F ZINCH 1,S MISFLG ZOTCH3 #CR ZIN2	ION 0] IN A (NO PARITY) ED. UPON RECIEVING A APE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA11 FA13 FA15 FA15 FA15 FA18 FA18 FA12 FA12 FA20 FA22 FA22 FA22 FA26 FA28	8D 5F 24 FA 4D 27 F9 81 7F 27 F5 A7 61 0D 8F 26 17 81 0D 26 04 86 0A	600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620	* INC: * NULL * AUTO: * UNLE ******* ZINCHP	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR BCC TSTA BEQ CMPA BEQ STA TST BNE CMPA BNE LDA	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ************************************	ION 0] IN A (NO PARITY) D. UPON RECIEVING A APE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA17 FA13 FA13 FA13 FA18 FA18 FA18 FA18 FA12 FA24 FA22 FA24 FA28 FA24 FA28 FA2A	<ul> <li>8D 5F</li> <li>24 FA</li> <li>4D</li> <li>27 F9</li> <li>81 7F</li> <li>27 F5</li> <li>A7 61</li> <li>0D 8F</li> <li>26 17</li> <li>81 0D</li> <li>26 04</li> <li>86 0A</li> <li>8D C2</li> </ul>	600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621	* INC * NULL * AUTO * * UNLE ****** ZINCHP ZINCH	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR BCC TSTA BEQ CMPA BEQ STA TST BNE CMPA BNE LDA BSR	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T XQPAUS XQCIDT ZINCHP ? ZINCH #\$7F ZINCH 1,S MISFLG ZOTCH3 #CR ZIN2 #LF SEND	TION 0] IN A (NO PARITY) D. UPON RECIEVING A YAPE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA17 FA13 FA13 FA13 FA18 FA18 FA18 FA18 FA12 FA24 FA22 FA24 FA28 FA24 FA28 FA2A	<pre>8D 5F 24 FA 4D 27 F9 81 7F 27 F5 A7 61 0D 8F 26 17 81 0D 26 04 86 0A 8D C2 0D F4</pre>	600 601 602 603 604 605 606 607 608 607 611 612 613 614 615 616 617 618 619 621 622	* INC * NULL * AUTO * UNLE * UNLE ZINCH ZINCH ZINCH	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR BSR BSR BCC TSTA BEQ CMPA BEQ STA TST BNE CMPA BNE LDA BSR TST BNE	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ************************************	TION 0] IN A (NO PARITY) D. UPON RECIEVING A TAPE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA11 FA13 FA15 FA16 FA18 FA16 FA18 FA16 FA18 FA10 FA22 FA22 FA22 FA22 FA22 FA22 FA22 FA2	<pre>8D 5F 24 FA 4D 27 F9 81 7F 27 F5 A7 61 0D 8F 26 17 81 0D 26 04 86 0A 8D C2 0D F4</pre>	600 601 602 603 604 605 606 607 608 609 610 612 613 614 615 616 617 618 619 620 621 622 623 624 625	* INC * NULL * AUTO * * UNLE ******* ZINCHP ZINCH ZINCH ZINCH	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR BCC TSTA BEQ CMPA BEQ STA TST BNE CMPA BNE LDA BSR TST BNE LDA BSR TST BNE THROUGH	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ************************************	TION 0] IN A (NO PARITY) D. UPON RECIEVING A APE. *********************** RELEASE PROCESSOR CALL INPUT DATA APPENDAGE LOOP IF NONE AVAILABLE TEST FOR NULL IGNORE NULL ? RUBOUT BRANCH YES TO IGNORE STORE INTO CALLERS A ? LOAD IN PROGRESS BRANCH IF SO TO NOT ECHO ? CARRIAGE RETURN NO, TEST ECHO BYTE LOAD LINE FEED ALWAYS ECHO LINE FEED ? ECHO DESIRED NO, RETURN
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA11 FA15 FA15 FA16 FA18 FA18 FA18 FA12 FA20 FA22 FA24 FA26 FA28 FA22 FA22 FA22 FA22 FA22 FA22	<pre>8D 5F 24 FA 4D 27 F9 81 7F 27 F5 A7 61 0D 8F 26 17 81 0D 26 04 86 0A 8D C2 0D F4</pre>		* INC * NULL * AUTO * UNLE ******* ZINCHP ZINCH ZINCH ZINCH * FALL	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR BCC TSTA BEQ CMPA BEQ STA TST BNE CMPA BNE LDA BSR TST BNE LDA BSR TST BNE THROUGH	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ************************************	TION 0] IN A (NO PARITY) D. UPON RECIEVING A TAPE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA17 FA13 FA13 FA15 FA16 FA18 FA18 FA16 FA18 FA12 FA22 FA24 FA22 FA22 FA22 FA22 FA22 FA2	<pre>8D 5F 24 FA 4D 27 F9 81 7F 27 F5 A7 61 0D 8F 26 17 81 0D 26 04 86 0A 8D C2 0D F4</pre>	$\begin{array}{c} 600\\ 601\\ 602\\ 603\\ 604\\ 605\\ 606\\ 607\\ 608\\ 609\\ 611\\ 612\\ 613\\ 614\\ 615\\ 616\\ 617\\ 618\\ 619\\ 622\\ 623\\ 624\\ 625\\ 626\\ 627\\ \end{array}$	* INC * NULL * AUTO * UNLE * UNLE ZINCH ZINCH ZINCH ZINCH * FALL	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR BCC TSTA BEQ CMPA BEQ STA TST BNE CMPA BNE LDA BSR TST BNE TST BNE THROUGH	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ************************************	TION 0] IN A (NO PARITY) D. UPON RECIEVING A YAPE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA17 FA13 FA13 FA15 FA16 FA18 FA18 FA16 FA18 FA16 FA18 FA12 FA22 FA22 FA22 FA22 FA22 FA22 FA22	<pre>8D 5F 24 FA 4D 27 F9 81 7F 27 F5 A7 61 0D 8F 26 17 81 0D 26 04 86 0A 8D C2 0D F4</pre>	$\begin{array}{c} 600\\ 601\\ 602\\ 603\\ 604\\ 605\\ 606\\ 607\\ 608\\ 609\\ 611\\ 612\\ 613\\ 614\\ 615\\ 616\\ 617\\ 618\\ 619\\ 6221\\ 6223\\ 624\\ 625\\ 626\\ 627\\ 628\\ \end{array}$	* INC * NULL * AUTO * UNLE * UNLE ZINCH ZINCH ZINCH ZINCH * FALL	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR BCC TSTA BEQ CMPA BEQ STA TST BNE CMPA BNE LDA BSR TST BNE THROUGH	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ************************************	TION 0] IN A (NO PARITY) D. UPON RECIEVING A YAPE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA11 FA13 FA15 FA16 FA18 FA16 FA18 FA16 FA18 FA12 FA26 FA22 FA22 FA22 FA22 FA22 FA22 FA2	<pre>8D 5F 24 FA 4D 27 F9 81 7F 27 F5 A7 61 0D 8F 26 17 81 0D 26 04 86 0A 8D C2 0D F4</pre>		* INC: * NULL * AUTO: * UNLE ******* ZINCHP ZINCH ZINCH ZINCH * FALL * ******* * INPU	HNP - OB S AND RU MATIC LI CARRIAGE SS WE AR ******** BSR BSR BCC TSTA BEQ CMPA BEQ STA TST BNE CMPA BNE LDA BSR TST BNE THROUGH ********	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ************************************	TION 0] IN A (NO PARITY) ED. UPON RECIEVING A APPE. ***********************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA11 FA15 FA15 FA16 FA18 FA16 FA18 FA16 FA18 FA12 FA20 FA22 FA22 FA22 FA22 FA22 FA22 FA2	<pre>8D 5F 24 FA 4D 27 F9 81 7F 27 F5 A7 61 0D 8F 26 17 81 0D 26 04 86 0A 8D C2 0D F4</pre>		* INC: * NULL * AUTO: * UNLE ******* ZINCHP ZINCH ZINCH ZINCH * FALL * FALL * ****** * * INPU	HNP - OB S AND RU MATIC LI CARRIAGE BSR BSR BSR BCC TSTA BEQ CMPA BEQ STA TST BNE CMPA BNE LDA BSR TST BNE THROUGH ********	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ****************** XQPAUS XQCIDT ZINCHP ? ZINCH #\$7F ZINCH 1,S MISFLG ZOTCH3 #CR ZIN2 #LF SEND VECTAB+.ECHO ZOTCH3 TO OUTCH ************************************	TION 0] IN A (NO PARITY) ED. UPON RECIEVING A TAPE. ************************************
FA0F FA0F FA0F FA0F FA0F FA0F FA0F FA11 FA13 FA15 FA16 FA18 FA16 FA18 FA16 FA18 FA12 FA26 FA22 FA22 FA22 FA22 FA22 FA22 FA2	<pre>8D 5F 24 FA 4D 27 F9 81 7F 27 F5 A7 61 0D 8F 26 17 81 0D 26 04 86 0A 8D C2 0D F4</pre>		* INC: * NULL * AUTO: * UNLE ******* ZINCHP ZINCH ZINCH ZINCH * FALL * FALL * TALL * INPU * OUTP *	HNP - OB S AND RU MATIC LI CARRIAGE BSR BSR BSR BCC TSTA BEQ CMPA BEQ STA TST BNE CMPA BNE LDA BSR TST BNE CMPA BNE LDA BSR TST BNE CMPA BNE LDA CMPA CMPA CMPA CMPA CMPA CMPA CMPA CMP	[SWI FUNCT TAIN INPUT CHAR BOUTS ARE IGNORE NE FEED IS SENT RETURN. E LOADING FROM T ************************************	TION 0] IN A (NO PARITY) ED. UPON RECIEVING A APPE. ***********************************

	A6 61	633	ZOTCH1 LDA	1,S	LOAD CHARACTER TO SEND
FA30	30 8C 09	634	LEAX	<zpcrls,pcr< td=""><td>DEFAULT FOR LINE FEED</td></zpcrls,pcr<>	DEFAULT FOR LINE FEED
FA33	81 OA	635	CMPA	#LF	? LINE FEED
FA35	27 OF	636	BEQ	ZPDTLP	BRANCH TO CHECK PAUSE IF SO
FA37	8D B3	637	ZOTCH2 BSR	SEND	BRANCH TO CHECK PAUSE IF SO SEND TO OUTPUT ROUTINE BUMP UP "SWI" TRACE NEST LEVEL
FA39	0C 90	638	ZOTCH3 INC	SWICNT	BUMP UP "SWI" TRACE NEST LEVEL
FA3B		639	RTI	RETURN	FROM "SWI" FUNCTION
FA3C	52	640		112 1 0141	
FA3C		641	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * *
FA3C		642		[SWI FUNCTION 6]	
FA3C				- SEND CR/LF TO	
FA3C FA3C			* INPUT: NONE	- SEND CR/HF 10	CONSOLE HANDLER
FA3C				AND LF SENT TO HA	
FA3C		646		NO CTL-X, C=1 CT	LT-Y KECTEAED
FA3C		647	* * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
FA3C		648			
FA3C	04	649	ZPCRLS FCB	EOT	NULL STRING
FA3D		650			
FA3D	30 8C FC				READY CR, LF STRING
FA40		652	* FALL INTO CR	LF CODE	
FA40		653			
FA40		654	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * *
FA40		655	*	[SWI FUNCTION 3]	
FA40		656	* PDATA	- OUTPUT CR/LF A	AND STRING
FA40			* INPUT: X->STR		
FA40		658	* OUTPUT: CR/LE	F AND STRING SENT	F TO OUTPUT CONSOLE
FA40		659	* HANDI		
FA40				TL-X, C=1 CTL-X H	
FA40		661			CARRIAGE RETURN FOR
FA40		662		PUNCH DATA.	
FA40		663	1101 110		* * * * * * * * * * * * * * * * * *
	86 0D	664	ZPDATA LDA	#CR	LOAD CARRIAGE RETURN
	8D A8	665			SEND IT
	86 OA	666			LOAD LINE FEED
FA44 FA46	80 UA		* FALL INTO PDA		LOAD LINE FEED
			" FALL INTO PDF	AIAI	
FA46		668			* * * * * * * * * * * * * * * * * *
FA46		669			
FA46		670		[SWI FUNCTION 2]	
FA46					NG TILL EOT (\$04)
FA46					NPUT BYTE BECOMES
FA46		673			ISMISSION UNTIL A
FA46		674	* SECOND IS RE		
			* INPUT: X->STR	RING	
FA46		675			
FA46		676		IG SENT TO OUTPUT	
FA46 FA46		676 677	* C=0 1	NG SENT TO OUTPUT NO CTL-X, C=1 CTI	L-X RECIEVED
FA46 FA46 FA46		676 677 678	* C=0 1 ********	NG SENT TO OUTPUT NO CTL-X, C=1 CTI	L-X RECIEVED *******
FA46 FA46 FA46 FA46	8D A4	676 677 678 679	* C=0 1 *************** ZPDTLP BSR	NG SENT TO OUTPUT NO CTL-X, C=1 CTI	L-X RECIEVED *******
FA46 FA46 FA46 FA46 FA48	A6 80	676 677 678 679 680	* C=0 P ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI ************************************	G-X RECIEVED SEND CHARACTER TO DRIVER LOAD NEXT CHARACTER
FA46 FA46 FA46 FA48 FA48 FA4A	A6 80 81 04	676 677 678 679 680 681	* C=0 N ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #FOT	G-X RECIEVED SEND CHARACTER TO DRIVER LOAD NEXT CHARACTER ? EOT
FA46 FA46 FA46 FA46 FA48 FA4A FA4A	A6 80	676 677 678 679 680 681 682	* C=0 N ***************** ZPDTLP BSR ZPDTA1 LDA CMPA BNE	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP	J-X RECIEVED ***********************************
FA46 FA46 FA46 FA48 FA48 FA4A	A6 80 81 04	676 677 678 679 680 681 682 683	* C=0 N ***************** ZPDTLP BSR ZPDTA1 LDA CMPA BNE	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #FOT	J-X RECIEVED ***********************************
FA46 FA46 FA46 FA46 FA48 FA4A FA4A	A6 80 81 04	676 677 678 679 680 681 682	* C=0 N ***************** ZPDTLP BSR ZPDTA1 LDA CMPA BNE	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP	J-X RECIEVED ***********************************
FA46 FA46 FA46 FA48 FA48 FA4A FA4C FA4E	A6 80 81 04	676 677 678 679 680 681 682 683	* C=0 M ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP	L-X RECIEVED ***********************************
FA46 FA46 FA46 FA48 FA48 FA4A FA4C FA4E FA4E	A6 80 81 04	676 677 678 679 680 681 682 683 683	* C=0 M ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP JSE CHECK FUNCTIO	L-X RECIEVED ***********************************
FA46 FA46 FA46 FA48 FA48 FA4A FA4C FA4E FA4E FA4E	A6 80 81 04	676 677 678 679 680 681 682 683 684 685	* C=0 P ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP JSE CHECK FUNCTIO	L-X RECIEVED ***********************************
FA46 FA46 FA46 FA48 FA48 FA42 FA4C FA4E FA4E FA4E FA4E	A6 80 81 04	676 677 678 679 680 681 682 683 684 685 686	* C=0 M ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP JSE CHECK FUNCTION SWI FUNCTION 12] RETURN TO TASK DI	L-X RECIEVED SEND CHARACTER TO DRIVER LOAD NEXT CHARACTER ? EOT LOOP IF NOT DN ******
FA46 FA46 FA46 FA48 FA48 FA42 FA42 FA42 FA42 FA42 FA42 FA42 FA42	A6 80 81 04	676 677 678 679 680 681 682 683 684 685 686 687	* C=0 P ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP JSE CHECK FUNCTION SWI FUNCTION 12] RETURN TO TASK DI FOR FREEZE CONDIT	L-X RECIEVED SEND CHARACTER TO DRIVER LOAD NEXT CHARACTER ? EOT LOOP IF NOT DN
FA46 FA46 FA46 FA48 FA42 FA42 FA42 FA42 FA42 FA42 FA42 FA42	A6 80 81 04	676 677 678 679 680 681 682 683 684 685 686 687 688	* C=0 M ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP JSE CHECK FUNCTION SWI FUNCTION 12] RETURN TO TASK DI FOR FREEZE CONDIT DN ENTERS THE TAS	L-X RECIEVED ************************************
FA46 FA46 FA46 FA48 FA42 FA42 FA42 FA42 FA42 FA42 FA42 FA42	A6 80 81 04	676 677 678 679 680 681 682 683 684 685 686 685 686 687 688 689	* C=0 M ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP JSE CHECK FUNCTION SWI FUNCTION 12] RETURN TO TASK DI FOR FREEZE CONDIT DN ENTERS THE TAS	L-X RECIEVED ************************************
FA46 FA46 FA46 FA48 FA48 FA42 FA42 FA42 FA42 FA42 FA42 FA42 FA42	A6 80 81 04	676 677 678 679 680 681 682 683 684 685 686 685 686 687 688 689 690	* C=0 M ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP JSE CHECK FUNCTION SWI FUNCTION 12] RETURN TO TASK DI FOR FREEZE CONDIT ON ENTERS THE TAS DTHER 6809 PROCES , CHECK FOR A 'FF	L-X RECIEVED ************************************
FA46 FA46 FA46 FA48 FA48 FA42 FA42 FA42 FA42 FA42 FA42 FA42 FA42	A6 80 81 04	676 677 678 679 680 681 682 683 684 685 686 685 686 687 688 689 690 691	* C=0 M ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP JSE CHECK FUNCTION SWI FUNCTION 12] RETURN TO TASK DI FOR FREEZE CONDIT FOR FREEZE CONDIT ON ENTERS THE TASK DTHER 6809 PROCES , CHECK FOR A 'FF STING WAIT LOOP,	L-X RECIEVED SEND CHARACTER TO DRIVER LOAD NEXT CHARACTER ? EOT LOOP IF NOT DN CON CON CON CON CON CON CON CO
FA46 FA46 FA46 FA48 FA47 FA42 FA42 FA42 FA42 FA42 FA42 FA42 FA42	A6 80 81 04	676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692	* C=0 M ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP JSE CHECK FUNCTION SWI FUNCTION 12] RETURN TO TASK DI FOR FREEZE CONDIT FOR FREEZE CONDIT ON ENTERS THE TASK DTHER 6809 PROCES , CHECK FOR A 'FF STING WAIT LOOP,	L-X RECIEVED SEND CHARACTER TO DRIVER LOAD NEXT CHARACTER ? EOT LOOP IF NOT N SESPATCHING AND CHECK CION OR CTL-X BREAK SK PAUSE HANDLER SO SES MAY GAIN CONTROL. REZE' CONDITION OR CONDITION CODE
FA46 FA46 FA46 FA48 FA42 FA4E FA4E FA4E FA4E FA4E FA4E FA4E FA4E	A6 80 81 04	676 677 678 679 680 681 682 683 684 685 685 685 685 688 689 691 692 693	* C=0 M ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP JSE CHECK FUNCTION SWI FUNCTION 12] RETURN TO TASK DI FOR FREEZE CONDIT ON ENTERS THE TAS OTHER 6809 PROCESS , CHECK FOR A 'FF JTING WAIT LOOP, CONTROL-X IS ENT	L-X RECIEVED ************************************
FA46 FA46 FA46 FA48 FA42 FA42 FA42 FA42 FA42 FA42 FA42 FA42	A6 80 81 04	676 677 678 679 681 682 683 684 685 686 685 686 687 688 689 690 691 692 693 694 695	* C=0 M ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP JSE CHECK FUNCTION SWI FUNCTION 12] RETURN TO TASK DI FOR FREEZE CONDIT ON ENTERS THE TAS OTHER 6809 PROCESS , CHECK FOR A 'FF JTING WAIT LOOP, CONTROL-X IS ENT	L-X RECIEVED SEND CHARACTER TO DRIVER LOAD NEXT CHARACTER ? EOT LOOP IF NOT DN **********************************
FA46 FA46 FA46 FA48 FA42 FA42 FA42 FA42 FA42 FA42 FA42 FA42	A6 80 81 04 26 F8	676 677 678 679 680 681 682 683 684 685 686 687 690 691 692 693 694 695 696	* C=0 M ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP JSE CHECK FUNCTION SWI FUNCTION 12] RETURN TO TASK DI FOR FREEZE CONDIT ON ENTERS THE TAS DTHER 6809 PROCES , CHECK FOR A 'FF STING WAIT LOOP, CONTROL-X IS ENT	L-X RECIEVED SEND CHARACTER TO DRIVER LOAD NEXT CHARACTER ? EOT LOOP IF NOT N **********************************
FA46 FA46 FA46 FA48 FA42 FA42 FA42 FA42 FA42 FA42 FA42 FA42	A6 80 81 04 26 F8 8D 1E	676 677 678 679 680 681 682 683 684 685 685 685 685 686 687 692 691 692 693 695 695 695	* C=0 M ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP JSE CHECK FUNCTION SWI FUNCTION 12] RETURN TO TASK DI FOR FREEZE CONDIT ON ENTERS THE TAS DTHER 6809 PROCES , CHECK FOR A 'FH LTING WAIT LOOP, CONTROL-X IS ENT FF CTL-X HAS ENT XQPAUS	L-X RECIEVED SEND CHARACTER TO DRIVER LOAD NEXT CHARACTER ? EOT LOOP IF NOT N CON CON CON CON CON CON CON
FA46 FA46 FA46 FA48 FA42 FA42 FA42 FA42 FA42 FA42 FA42 FA42	A6 80 81 04 26 F8 8D 1E 8D 06	676 677 678 680 681 682 683 684 685 688 685 688 685 688 689 691 692 693 694 695 697 698	* C=0 M ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP JSE CHECK FUNCTION SWI FUNCTION 12] RETURN TO TASK DI FOR FREEZE CONDIT ON ENTERS THE TAS DTHER 6809 PROCES , CHECK FOR A 'FI STING WAIT LOOP, CONTROL-X IS ENT XQPAUS CHKABT	L-X RECIEVED SEND CHARACTER TO DRIVER LOAD NEXT CHARACTER ? EOT LOOP IF NOT N SEARCHING AND CHECK TION OR CTL-X BREAK SK PAUSE HANDLER SO SESS MAY GAIN CONTROL. REEZE' CONDITION OR CONDITION CODE TERED FROM THE INPUT ERED, C=0 OTHERWISE ************************************
FA46 FA46 FA46 FA46 FA42 FA42 FA42 FA42 FA42 FA42 FA42 FA42	A6 80 81 04 26 F8 8D 1E	676 677 678 679 680 681 682 683 684 685 685 685 685 686 687 692 691 692 693 695 695 695	* C=0 M ************************************	NG SENT TO OUTPUT NO CTL-X, C=1 CTI SEND ,X+ #EOT ZPDTLP JSE CHECK FUNCTION SWI FUNCTION 12] RETURN TO TASK DI FOR FREEZE CONDIT ON ENTERS THE TAS DTHER 6809 PROCES , CHECK FOR A 'FH LTING WAIT LOOP, CONTROL-X IS ENT FF CTL-X HAS ENT XQPAUS	L-X RECIEVED SEND CHARACTER TO DRIVER LOAD NEXT CHARACTER ? EOT LOOP IF NOT N SEPATCHING AND CHECK TION OR CTL-X BREAK SK PAUSE HANDLER SO SESS MAY GAIN CONTROL. REEZE' CONDITION OR CONDITION CODE TERED FROM THE INPUT SERED, C=0 OTHERWISE ************************************

#### DUNFIELD 6809 ASSEMBLER: ASSIST09

	20 E1	701		גםם	700012	
FA56 FA58	20 El	701		BRA	ZOTCH3	RETURN FROM "SWI"
FA58						ABORT DURING OUTPUT
FA58				T: C=0 O ILE: U,X	K, C=1 ABORT (CT	L-X ISSUED)
FA58	8D 18 24 05		CHKABT		XQCIDT	ATTEMPT INPUT
FA5A	24 05	707		BCC	CHKRTN	BRANCH NO TO RETURN
FA5C	81 18	708		CMPA	#CAN	? CTL-X FOR ABORT
	26 02 53	, 0 2		BNE COMB	CHKWT SET	BRANCH NO TO PAUSE CARRY
	39	711 /	CITIZD	חשפ		
	8D 0A	712 (	CHKWT	BSR	XQPAUS	PAUSE FOR A MOMENT
	8D 0C	713		BSR	XQCIDT	? KEY FOR START LOOP UNTIL RECIEVED
	24 FA 81 18	714 715				LOOP UNTIL RECIEVED ? ABORT SIGNALED FROM WAIT
	27 F4	715		CMPA BEO	CHKSEC	BRANCH YES
FA6C	4F	717		CLRA		SET C=0 FOR NO ABORT
	39	718		RTS		AND RETURN
ҒАбЕ ҒАбЕ		719	* CAVE	MEMODV W	ITH JUMPS	
	6E 9D E5 78					PCR ] TO PAUSE ROUTINE
	AD 9D E5 62	722 2	XQCIDT	JSR	[VECTAB+.CIDTA,	PCR]TOPAUSEROUTINEPCR]TOINPUTROUTINE
	84 7F	723		ANDA	#\$7F	STRIP PARITY
FA78 FA79	39	724 725		RTS		RETURN TO CALLER
FA79 FA79			******	******	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * *
FA79		727			DEFAULT INTERRUP	
FA79		728				TRACING INSTRUCTIONS.
FA79		729 -		-		AS LONG AS THE STACK
FA79 FA79		730 731				BY FALLING BELOW IT. COUNT TURNS ZERO OR
FA79		732				INPUT CONSOLE DEVICE.
FA79		155	* * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * * *	****
FA79	4F 50 2D 04	734	MOTIOND	EGD		
FA79 FA7D	4F 50 2D 04	736	MSHOWP	ГСB	'O','P','-',EOT	OPCODE PREP
FA7D	8D 42			DOD	LDDP	
	00 42	737 1	NMIR	BSR		LOAD PAGE AND VERIFY STACK
	0D 8F	738	NMIR	TST	MISFLG	? THRU A BREAKPOINT
FA81	0D 8F 26 34	738 739	NMIR	TST BNE	MISFLG NMICON	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE
FA81 FA83	0D 8F 26 34 0D 90	738 739 740	NMIR	TST BNE TST	MISFLG NMICON SWICNT	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE
FA81 FA83 FA85	0D 8F 26 34	738 739	NMIR	TST BNE TST BMI	MISFLG NMICON SWICNT	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE
FA81 FA83 FA85 FA87 FA89	0D 8F 26 34 0D 90 2B 29 30 6C 9C F8	738 739 740 741 742 743	NMIR	TST BNE TST BMI LEAX CMPX	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE
FA81 FA83 FA85 FA87 FA89 FA8B	0D 8F 26 34 0D 90 2B 29 30 6C 9C F8 25 23	738 739 740 741 742 743 744	NMIR	TST BNE TST BMI LEAX CMPX	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY
FA81 FA83 FA85 FA87 FA89 FA8B FA8B	0D 8F 26 34 0D 90 2B 29 30 6C 9C F8 25 23 30 8C E9	738 739 740 741 742 743 744 744 745	NMIR	TST BNE TST BMI LEAX CMPX BLO LEAX	MISFLG NMICON SWICNT NMITRC 12,S	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP
FA81 FA83 FA85 FA87 FA89 FA8B	0D 8F 26 34 0D 90 2B 29 30 6C 9C F8 25 23 30 8C E9 3F	738 739 740 741 742 743 744	NMIR	TST BNE TST BMI LEAX CMPX	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY
FA81 FA85 FA87 FA89 FA88 FA8D FA8D FA90 FA91 FA92	0D 8F 26 34 0D 90 2B 29 30 6C 9C F8 25 23 30 8C E9 3F 02 09 8E	738 739 740 741 742 743 744 745 746 746 747 748	NMIR	TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB ROL	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT
FA81 FA83 FA85 FA87 FA89 FA8B FA8D FA90 FA91 FA92 FA94	0D 8F 26 34 0D 90 2B 29 30 6C 9C F8 25 23 30 8C E9 3F 02 09 8E 30 8D E5 01	738 739 740 741 742 743 744 745 746 745 746 747 748 749	NMLR	TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB ROL LEAX	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP
FA81 FA83 FA85 FA87 FA89 FA8B FA8D FA90 FA91 FA92 FA94 FA98	0D 8F 26 34 0D 90 2B 29 30 6C 9C F8 25 23 30 8C E9 3F 02 09 8E 30 8D E5 01 3F	738 739 740 741 742 743 744 745 746 747 746 747 748 749 750	NMLR	TST BNE TST LEAX CMPX BLO LEAX SWI FCB ROL LEAX SWI	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM LASTOP,PCR	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP SEND OUT AS HEX
FA81 FA83 FA85 FA87 FA89 FA8B FA8D FA90 FA90 FA91 FA92 FA94 FA98 FA99	0D 8F 26 34 0D 90 2B 29 30 6C 9C F8 25 23 30 8C E9 3F 02 09 8E 30 8D E5 01 3F	738 739 740 741 742 743 744 745 746 745 746 747 748 749	NMLR	TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB ROL LEAX	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM LASTOP,PCR OUT4HS	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP
FA81 FA83 FA85 FA87 FA89 FA89 FA80 FA90 FA91 FA92 FA94 FA98 FA98 FA98 FA9A FA9A	OD 8F 26 34 OD 90 2B 29 30 6C 9C F8 25 23 30 8C E9 3F 02 09 8E 30 8D E5 01 3F 05 8D 17 25 37	$\begin{array}{c} 738\\ 739\\ 740\\ 741\\ 742\\ 743\\ 744\\ 745\\ 746\\ 747\\ 748\\ 749\\ 750\\ 751\\ 752\\ 753\end{array}$	NMLR	TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB ROL LEAX SWI FCB BSR BSR BCS	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM LASTOP,PCR OUT4HS REGPRS ZBKCMD	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL"
FA81 FA83 FA85 FA87 FA89 FA89 FA80 FA90 FA91 FA92 FA94 FA98 FA98 FA98 FA94 FA92 FA94	0D       8F         26       34         0D       90         2B       29         30       6C         9C       F8         25       23         30       8C       E9         3F       02         09       8E         30       8D       E5       01         3F       05         8D       17         25       37         06       8E	738 739 740 741 742 743 744 745 746 747 748 749 750 751 753 754	NMLR	TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB ROL LEAX SWI FCB BSR BSR BCS ROR	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM LASTOP,PCR OUT4HS REGPRS ZBKCMD DELIM	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL" RESTORE CARRY BIT
FA81 FA83 FA85 FA87 FA89 FA89 FA90 FA90 FA91 FA92 FA94 FA98 FA99 FA98 FA99 FA94 FA92 FA92 FA92 FA92 FA92	0D 8F 26 34 0D 90 2B 29 30 6C 9C F8 25 23 30 8C E9 3F 02 09 8E 30 8D E5 01 3F 05 8D 17 25 37 06 8E 25 33	738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755	NMLR	TST BNE TST LEAX CMPX BLO LEAX SWI FCB BCS ROR BCS ROR BCS	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM LASTOP,PCR OUT4HS REGPRS ZBKCMD DELIM ZBKCMD	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL"
FA81 FA83 FA85 FA87 FA87 FA87 FA88 FA80 FA90 FA91 FA92 FA94 FA98 FA98 FA99 FA9A FA92 FA9A FA92 FA90 FA92 FA90 FA92 FA90 FA92 FA90 FA90 FA90 FA90 FA90 FA91 FA90 FA91 FA90 FA91 FA91 FA91 FA91 FA91 FA91 FA91 FA91	OD 8F 26 34 OD 90 28 29 30 6C 9C F8 25 23 30 8C E9 3F 02 09 8E 30 8D E5 01 3F 05 8D 17 25 37 06 8E 25 33 9E 91	738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 755 755 756	NMLR	TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB BSR BCS ROR BCS LDX	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM LASTOP,PCR OUT4HS REGPRS ZBKCMD DELIM ZBKCMD TRACEC	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL" RESTORE CARRY BIT BRANCH IF "CANCEL" LOAD TRACE COUNT
FA81 FA83 FA85 FA87 FA89 FA89 FA90 FA91 FA92 FA94 FA94 FA98 FA99 FA92 FA94 FA96 FA92 FA94 FA96	OD 8F 26 34 OD 90 2B 29 30 6C 9C F8 25 23 30 8C E9 3F 02 09 8E 30 8D E5 01 3F 05 8D 17 25 37 06 8E 25 33 9E 91 27 2F 30 1F	$\begin{array}{c} 738\\ 739\\ 740\\ 741\\ 742\\ 743\\ 744\\ 745\\ 746\\ 747\\ 748\\ 749\\ 750\\ 751\\ 752\\ 753\\ 754\\ 755\\ 7556\\ 757\\ 758\end{array}$	NMLR	TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB BSR BCS ROR BCS LDX BEQ LEAX	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM LASTOP,PCR OUT4HS REGPRS ZBKCMD DELIM ZBKCMD	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL" RESTORE CARRY BIT BRANCH IF "CANCEL" LOAD TRACE COUNT IF ZERO TO COMMAND HANDLER MINUS ONE
FA81 FA83 FA85 FA87 FA89 FA89 FA90 FA91 FA92 FA94 FA92 FA94 FA99 FA94 FA95 FA92 FA94 FA96 FAA0 FAA6 FAA8	OD 8F 26 34 OD 90 2B 29 30 6C 9C F8 25 23 30 8C E9 3F 02 09 8E 30 8D E5 01 3F 05 8D 17 25 37 06 8E 25 33 9E 91 27 2F 30 1F 9F 91	$\begin{array}{c} 738\\ 739\\ 740\\ 741\\ 742\\ 743\\ 744\\ 745\\ 746\\ 747\\ 748\\ 749\\ 750\\ 751\\ 752\\ 753\\ 754\\ 755\\ 756\\ 757\\ 758\\ 759\end{array}$	NMLR	TST BNE TST BME LEAX CMPX BLO LEAX SWI FCB ROL LEAX SWI FCB BSR BCS ROR BCS LDX BEQ LEAX STX	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM LASTOP,PCR OUT4HS REGPRS ZBKCMD DELIM ZBKCMD TRACEC ZBKCMD -1,X TRACEC	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL" RESTORE CARRY BIT BRANCH IF "CANCEL" LOAD TRACE COUNT IF ZERO TO COMMAND HANDLER MINUS ONE REFRESH
FA81 FA83 FA85 FA87 FA89 FA89 FA90 FA91 FA92 FA94 FA98 FA98 FA98 FA94 FA96 FA92 FA94 FA96 FA98 FA98 FA98 FA98 FA98 FA98 FA80 FA83 FA83 FA83 FA83 FA85 FA85 FA87 FA87 FA89 FA89 FA89 FA89 FA89 FA89 FA89 FA89	OD 8F 26 34 OD 90 2B 29 30 6C 9C F8 25 23 30 8C E9 3F 02 09 8E 30 8D E5 01 3F 05 8D 17 25 37 06 8E 25 33 9E 91 27 2F 30 1F 9F 91 27 29	738 739 740 741 743 744 745 746 747 748 749 750 751 755 755 755 755 755 755 755 759 760	NMLR	TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB ROL LEAX SWI FCB BSR BCS ROR BCS LDX BEQ LEAX STX BEQ	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM LASTOP,PCR OUT4HS REGPRS ZBKCMD DELIM ZBKCMD TRACEC ZBKCMD -1,X TRACEC ZBKCMD	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL" RESTORE CARRY BIT BRANCH IF "CANCEL" LOAD TRACE COUNT IF ZERO TO COMMAND HANDLER MINUS ONE REFRESH STOP TRACE WHEN ZERO
FA81 FA83 FA85 FA87 FA89 FA88 FA80 FA90 FA91 FA92 FA94 FA98 FA99 FA98 FA99 FA9A FA92 FA46 FAA6 FAAA FAAA FAAA	0D       8F         26       34         0D       90         2B       29         30       6C         9C       F8         25       23         30       8C       E9         3F       -         02       -         03       8D       E5         04       8D       E5         05       37         06       8E         25       33         9E       91         27       2F         30       1F         9F       91         27       29         8D       AA	738 739 740 741 744 745 746 744 745 746 747 748 750 751 752 755 756 755 756 755 756 757 758 750 756 757 758 750 756 757 758 756 757 758 756 756 756 757 756 756 757 756 760 761	NMLR	TST BNE TST BME LEAX CMPX BLO LEAX SWI FCB ROL LEAX SWI FCB BSR BCS ROR BCS LDX BEQ LEAX STX	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM LASTOP,PCR OUT4HS REGPRS ZBKCMD DELIM ZBKCMD TRACEC ZBKCMD -1,X TRACEC	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL" RESTORE CARRY BIT BRANCH IF "CANCEL" LOAD TRACE COUNT IF ZERO TO COMMAND HANDLER MINUS ONE REFRESH STOP TRACE WHEN ZERO ? ABORT THE TRACE
FA81 FA83 FA85 FA87 FA89 FA89 FA90 FA91 FA92 FA92 FA92 FA98 FA98 FA99 FA96 FA92 FA92 FA94 FA96 FAA2 FAA6 FAA8 FAA8 FAAA FAA6 FAA8	OD 8F 26 34 OD 90 2B 29 30 6C 9C F8 25 23 30 8C E9 3F 02 09 8E 30 8D E5 01 3F 05 8D 17 25 37 06 8E 25 33 9E 91 27 2F 30 1F 9F 91 27 29	738 739 740 741 742 743 744 745 746 747 748 750 751 752 753 754 755 756 757 758 759 760 761 762 763		TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB BCS ROL LEAX SWI FCB BCS ROR BCS LDX BEQ LEAX STX BEQ BSR	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM LASTOP,PCR OUT4HS REGPRS ZBKCMD DELIM ZBKCMD TRACEC ZBKCMD -1,X TRACEC ZBKCMD CHKABT	? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL" RESTORE CARRY BIT BRANCH IF "CANCEL" LOAD TRACE COUNT IF ZERO TO COMMAND HANDLER MINUS ONE REFRESH STOP TRACE WHEN ZERO
FA81 FA83 FA85 FA87 FA89 FA89 FA90 FA91 FA92 FA94 FA98 FA99 FA94 FA96 FA92 FA44 FA46 FAA6 FAA6 FAA6 FAA6 FAA6 FAA6	0D       8F         26       34         0D       90         2B       29         30       6C         9C       F8         25       23         30       8C       E9         3F       02         09       8E         30       8D       E5         30       8D       E5       01         3F       05           8D       17            25       37            05       8D       17            25       37             26       82       33              27       2F  <	738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 757 758 757 758 759 760 761 762 763 1 763	NMITRC	TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB BSR BCS LDX BEQ LEAX STX BEQ LEAX STX BEQ LEAX STX BEQ LEAX STX BEQ LEAX	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM LASTOP,PCR OUT4HS REGPRS ZBKCMD DELIM ZBKCMD TRACEC ZBKCMD -1,X TRACEC ZBKCMD CHKABT ZBKCMD CTRCE3	<pre>? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL" RESTORE CARRY BIT BRANCH IF "CANCEL" LOAD TRACE COUNT IF ZERO TO COMMAND HANDLER MINUS ONE REFRESH STOP TRACE WHEN ZERO ? ABORT THE TRACE BRANCH YES TO COMMAND HANDLER NO, TRACE ANOTHER INSTRUCTION</pre>
FA81 FA83 FA85 FA87 FA89 FA89 FA80 FA90 FA91 FA92 FA94 FA92 FA94 FA99 FA94 FA99 FA92 FA94 FA92 FA94 FA95 FA92 FA40 FA80 FAA0 FAA3 FAA3 FA83 FA83 FA83	OD 8F 26 34 OD 90 2B 29 30 6C 9C F8 25 23 30 8C E9 3F 02 09 8E 30 8D E5 01 3F 05 8D 17 25 37 06 8E 25 33 9E 91 27 2F 30 1F 9F 91 27 29 8D AA 25 25 16 03 F7 17 01 B9	738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 755 756 757 758 759 760 761 762 763 764 763		TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB ROL LEAX SWI FCB BSR BCS ROR BCS LDX BEQ LEAX STX BEQ BSR BCS LEAX LEAX	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM LASTOP,PCR OUT4HS REGPRS ZBKCMD DELIM ZBKCMD TRACEC ZBKCMD -1,X TRACEC ZBKCMD CHKABT ZBKCMD	<pre>? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL" RESTORE CARRY BIT BRANCH IF "CANCEL" LOAD TRACE COUNT IF ZERO TO COMMAND HANDLER MINUS ONE REFRESH STOP TRACE WHEN ZERO ? ABORT THE TRACE BRANCH YES TO COMMAND HANDLER NO, TRACE ANOTHER INSTRUCTION PRINT REGISTERS AS FROM COMMAND</pre>
FA81 FA83 FA85 FA87 FA89 FA89 FA90 FA91 FA92 FA94 FA98 FA99 FA94 FA96 FA92 FA44 FA46 FAA6 FAA6 FAA6 FAA6 FAA6 FAA6	OD 8F 26 34 OD 90 2B 29 30 6C 9C F8 25 23 30 8C E9 3F 02 09 8E 30 8D E5 01 3F 05 8D 17 25 37 06 8E 25 33 9E 91 27 2F 30 1F 9F 91 27 29 8D AA 25 25 16 03 F7 17 01 B9	738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 757 758 757 758 759 760 761 762 763 1 763	NMITRC	TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB BSR BCS LDX BEQ LEAX STX BEQ LEAX STX BEQ LEAX STX BEQ LEAX STX BEQ LEAX	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM LASTOP,PCR OUT4HS REGPRS ZBKCMD DELIM ZBKCMD TRACEC ZBKCMD -1,X TRACEC ZBKCMD CHKABT ZBKCMD CTRCE3	<pre>? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL" RESTORE CARRY BIT BRANCH IF "CANCEL" LOAD TRACE COUNT IF ZERO TO COMMAND HANDLER MINUS ONE REFRESH STOP TRACE WHEN ZERO ? ABORT THE TRACE BRANCH YES TO COMMAND HANDLER NO, TRACE ANOTHER INSTRUCTION</pre>
FA81 FA83 FA85 FA87 FA89 FA80 FA90 FA91 FA92 FA94 FA98 FA99 FA94 FA98 FA99 FA94 FA95 FA40 FA42 FAA4 FAA6 FAA8 FAA8 FAA8 FAA8 FAA8 FAA8 FAA8	OD 8F 26 34 OD 90 2B 29 30 6C 9C F8 25 23 30 8C E9 3F 02 09 8E 30 8D E5 01 3F 05 8D 17 25 37 06 8E 25 33 9E 91 27 2F 30 1F 9F 91 27 29 8D AA 25 25 16 03 F7 17 01 B9	738 739 740 741 742 743 744 745 746 747 746 747 749 750 751 752 753 755 756 757 758 759 760 761 762 763 761 762 763 764 765 766 767	NMITRC REGPRS	TST BNE TST BME TST BLO LEAX SWI FCB BSR BCS LEAX SWI FCB BSR BCS LDX BEQ LEAX STX BEQ BSR BCS LBRA LBSR RTS	MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,PCR PDATA1 DELIM LASTOP,PCR OUT4HS REGPRS ZBKCMD DELIM ZBKCMD TRACEC ZBKCMD CHKABT ZBKCMD CTRCE3 REGPRT	<pre>? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL" RESTORE CARRY BIT BRANCH IF "CANCEL" LOAD TRACE COUNT IF ZERO TO COMMAND HANDLER MINUS ONE REFRESH STOP TRACE WHEN ZERO ? ABORT THE TRACE BRANCH YES TO COMMAND HANDLER NO, TRACE ANOTHER INSTRUCTION PRINT REGISTERS AS FROM COMMAND</pre>

DUNFI	ELD	6809	ASSEMBLER:	ASSIST	09			PAGE: 13
FAB7	0F	8F		769	NMICON	CLR	MISFLG	CLEAR THRU FLAG
		02 EE	3	770		LBSR	ARMBK2	ARM BREAKPOINTS
	3B			771	RTI	RTI	AND	CONTINUE USERS PROGRAM
FABD				772				
FABD				773	* LDDP	- SETUP	DIRECT PAGE R	GISTER, VERIFY STACK.
FABD				774	* AN IN	VALID S	FACK CAUSES A H	RETURN TO THE COMMAND
FABD				775	* HANDI	LER.		
FABD				776				ERS FROM AN INTERRUPT
FABD					* OUTPU	JT: DPR I	LOADED TO WORK	PAGE
FABD	-			778				
	3F	07 20	04	779	ERRMSG	FCB	'?',BELL,\$20	EOT ERROR RESPONSE
FAC1	ΠG	8D E4	1 00	780	LDDP	LDB		LOAD DIRECT PAGE HIGH BYTE
FACI FAC5			1 00	782	LUDP	TFR	BASEPG,PCR B,DP	SETUP DIRECT PAGE REGISTER
FAC5				783		CMPA	•	? IS STACK VALID
FAC9				784		BEQ	RTS	YES, RETURN
		DE 97	7	785		LDS		RESET TO INITIAL STACK POINTER
		8C EC			ERROR			
FAD1				787		SWI		SEND OUT BEFORE REGISTERS
FAD2	03			788		FCB	PDATA	ON NEXT LINE
FAD3				789	* FALL	INTO BR	EAKPOINT HANDLI	IR
FAD3				790				
FAD3				791				* * * * * * * * * * * * * * * *
FAD3				792	*		[SWI FUNCTION ]	
FAD3				793			XPOINT PROGRAM	
FAD3				794				COMMAND HANLER
FAD3	0.5	D.D.		795				
FAD3 FAD5		DE FE 21		796 797	ZBKPNT		REGPRS	PRINT OUT REGISTERS NOW ENTER COMMAND HANDLER
FADS FAD8	10	FE ZI	L	798	ZBKCMD	LBRA	CMDNEP	NOW ENTER COMMAND HANDLER
FAD8				799	*****	*******	* * * * * * * * * * * * * * *	* * * * * * * * * * * * * * *
FAD8				800	* тт	O. RESE	RVED. SWI2 AND	SWI3 INTERRUPT HANDLERS
FAD8				801				CAUSE A BREAKPOINT.
FAD8				802				****
FAD8				803	SWI2R	EQU	*	SWI2 ENTRY
FAD8				804	SWI3R	EQU	*	SWI3 ENTRY
FAD8				805	IRQR	EQU	*	IRQ ENTRY
FAD8				806	RSRVDR	BSR	LDDP	SET BASE PAGE, VALIDATE STACK
FADA	20	F7		807		BRA	ZBKPNT	FORCE A BREAKPOINT
FADC				808			* * * * * * * * * * * * * * * *	
FADC FADC				809 810	*		HANDLER	
FADC				811			FOR THE FIRQ I	ייסטונסי
FADC				812			*************	
FABC				813	FIROR	EOU	RTI	IMMEDIATE RETURN
FADC				814	~-	- 2 -		
FADC				815	* * * * * * *	******	* * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
FADC				816	*		I/O DRIVERS	
FADC				01/	* * * * * * *	******	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
FADC				818				
FADC				819			RN CONSOLE INPU	
FADC				820			IF NO DATA REAL	DY, C=1 A=CHARACTER
FADC	ਸਾ	ΨO		821	* U VOI			
FADC FADE				822 823	CIDTA	LDU LDA	VECTAB+.ACIA	
FADE FAE0	44			824		LDA LSRA	,U	LOAD STATUS REGISTER TEST RECEIVER REGISTER FLAG
FAE1				825		BCC	CIRTN	RETURN IF NOTHING
FAE1				826		LDA	1,U	LOAD DATA BYTE
FAE5	39			827	CIRTN	RTS	-,-	RETURN TO CALLER
FAE6				828				
FAE6				829	* CION	- INPUT	CONSOLE INITIA	ALIZATION
FAE6				830	* COON	- OUTPU	r console init:	ALIZATION
FAE6				831		VOLATIL		
FAE6				832	CION	EQU	*	
FAE6				833	COON	LDA	#3	RESET ACIA CODE
	9E			834		LDX	VECTAB+.ACIA	
FAEA				835		STA	,X #851	STORE INTO STATUS REGISTER
FAEC	80	51		836		LDA	#\$51	SET CONTROL

FAF0	A7 84 39	837 838	RTS	STA RTS	,Χ	REGISTER UP RETURN TO CALLER
FAF1 FAF1		839 840	* THF F		HAVE NO DUTIES	TO DERFORM
FAFO			CIOFF	EOU	RTS	CONSOLE INPUT OFF
FAF0		842	COOFF	EQU	RTS	CONSOLE OUTPUT OFF
FAF1		843				
FAF1		844			T CHARACTER TO C	CONSOLE DEVICE
FAF1					ACTER TO SEND	NITHIL DOODED DADDING
FAF1 FAF1		846 847			TRANSPARENT	WITH PROPER PADDING
FAF1		848			INANDIANDI	
	34 47		CODTA	PSHS	U,D,CC	SAVE REGISTERS, WORK BYTE
FAF3	DE FO	850		LDU	VECTAB+.ACIA	ADDRESS ACIA
	8D 1B	851		BSR	CODTAO	CALL OUTPUT CHAR SUBROTINE
FAF7		852		CMPA	#DLE	? DATA LINE ESCAPE
FAF9		853		BEQ	CODTRT	YES, RETURN
	D6 F2 81 0D	854 855		LDB	VECTAB+.PAD #CR	DEFAULT TO CHAR PAD COUNT ? CR
	26 02	856		CMPA BNE	CODTPD	BRANCH NO
	D6 F3	857		LDB	VECTAB+.PAD+1	
FB03			CODTPD			CREATE NULL
FB04	E7 E4	859		STB	, S	SAVE COUNT
	8C	860		FCB	SKIP2	ENTER LOOP
FB07			CODTLP		CODTAO	SEND NULL
	6A E4	862		DEC	,S CODTLP	? FINISHED
	2A FA 35 C7	863 864	CODTRT	BPL	PC,U,D,CC	NO, CONTINUE WITH MORE RESTORE REGISTERS AND RETURN
FB0D FB0F	35 C/	865	CODIRI	PULD	PC, 0, D, CC	RESIDRE REGISIERS AND REIDRN
	17 FF 5C		CODTAD	LBSR	XQPAUS	TEMPORARY GIVE UP CONTROL
FB12	E6 C4		CODTAO		, Ũ	LOAD ACIA CONTROL REGISTER
FB14	C5 02	868		BITB	#\$02	? TX REGISTER CLEAR >LSAB FIXME
	26 F7	869		BNE	CODTAD	RELEASE CONTROL IF NOT
	A7 41	870		STA	1,U	STORE INTO DATA REGISTER
FB1A	39	871		RTS		RETURN TO CALLER
		070	* 17	1010		
FB1B		872 873	*E	ici b		
FB1B FB1B		873			N READ/VERIFY/PU	
FB1B		873	* BSON		N READ/VERIFY/PU	
FB1B FB1B FB1B		873 874	* BSON	- TURN O		
FB1B FB1B FB1B FB1B FB1B FB1B	86 11	873 874 875 876 877	* BSON * A IS	- TURN O VOLATILE LDA	#\$11	NCH MECHANISM SET READ CODE
FB1B FB1B FB1B FB1B FB1B FB1B FB1D	6D 66	873 874 875 876 877 878	* BSON * A IS	- TURN O VOLATILE LDA TST	#\$11 6,S	NCH MECHANISM SET READ CODE ? READ OR VERIFY
FB1B FB1B FB1B FB1B FB1B FB1D FB1F	6D 66 26 01	873 874 875 876 877 878 879	* BSON * A IS	- TURN O VOLATILE LDA TST BNE	#\$11	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES
FB1B FB1B FB1B FB1B FB1B FB1D FB1F FB21	6D 66 26 01 4C	873 874 875 876 877 878 879 880	* BSON * A IS BSON	- TURN O VOLATILE LDA TST BNE INCA	#\$11 6,S	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE
FB1B FB1B FB1B FB1B FB1B FB1D FB1F FB21 FB22	6D 66 26 01 4C 3F	873 874 875 876 877 878 879 880 881	* BSON * A IS	- TURN O VOLATILE LDA TST BNE INCA SWI	#\$11 6,S BSON2	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT
FB1B FB1B FB1B FB1B FB1B FB1D FB1F FB21 FB22 FB23	6D 66 26 01 4C 3F	873 874 875 876 877 878 879 880	* BSON * A IS BSON	- TURN O VOLATILE LDA TST BNE INCA	#\$11 6,S	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE
FB1B FB1B FB1B FB1B FB1B FB1D FB1F FB21 FB22 FB23	6D 66 26 01 4C 3F 01	873 874 875 876 877 878 879 880 881 881	* BSON * A IS BSON	- TURN O VOLATILE LDA TST BNE INCA SWI FCB	#\$11 6,S BSON2 OUTCH	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION
FB1B FB1B FB1B FB1B FB1D FB1F FB21 FB22 FB23 FB24 FB26 FB27	6D 66 26 01 4C 3F 01 0C 8F	873 874 875 876 877 878 879 880 881 882 883 884 885	* BSON * A IS BSON BSON2	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS	#\$11 6,S BSON2 OUTCH MISFLG	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER
FB1B FB1B FB1B FB1B FB1B FB1D FB1F FB21 FB22 FB23 FB23 FB26 FB27 FB27	6D 66 26 01 4C 3F 01 0C 8F	873 874 875 876 877 878 879 880 881 882 883 884 885 886	* BSON * A IS BSON BSON2 * BSOFF	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS	#\$11 6,S BSON2 OUTCH	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER
FB1B FB1B FB1B FB1B FB1D FB1F FB21 FB22 FB23 FB24 FB26 FB27 FB27 FB27	6D 66 26 01 4C 3F 01 0C 8F 39	873 874 875 876 877 878 879 880 881 882 883 884 885 886 887	* BSON * A IS BSON BSON2 * BSOFF * A,X V	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS - TURN OLATILE	#\$11 6,S BSON2 OUTCH MISFLG OFF READ/VERIFY/	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER PUNCH MECHANISM
FB1B FB1B FB1B FB1B FB1D FB1F FB21 FB22 FB23 FB24 FB24 FB27 FB27 FB27 FB27	6D 66 26 01 4C 3F 01 0C 8F 39 86 14	873 874 875 876 877 878 879 880 881 882 883 884 885 884 885 886 887	* BSON * A IS BSON BSON2 * BSOFF	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS - TURN OLATILE LDA	#\$11 6,S BSON2 OUTCH MISFLG	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER PUNCH MECHANISM TO DC4 - STOP
FB1B FB1B FB1B FB1B FB1B FB1D FB1F FB21 FB23 FB24 FB26 FB27 FB27 FB27 FB27 FB27 FB27 FB29	6D 66 26 01 4C 3F 01 0C 8F 39 86 14 3F	873 874 875 876 877 878 879 880 881 882 883 884 883 884 885 886 887 888 889	* BSON * A IS BSON BSON2 * BSOFF * A,X V	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS - TURN OLATILE LDA SWI	#\$11 6,S BSON2 OUTCH MISFLG OFF READ/VERIFY/ #\$14	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER PUNCH MECHANISM TO DC4 - STOP SEND OUT
FB1B FB1B FB1B FB1B FB1D FB1F FB21 FB22 FB23 FB24 FB24 FB27 FB27 FB27 FB27	6D 66 26 01 4C 3F 01 0C 8F 39 86 14 3F 01	873 874 875 876 877 878 879 880 881 882 883 884 885 884 885 886 887	* BSON * A IS BSON BSON2 * BSOFF * A,X V	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS - TURN OLATILE LDA	#\$11 6,S BSON2 OUTCH MISFLG OFF READ/VERIFY/	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER PUNCH MECHANISM TO DC4 - STOP
FB1B FB1B FB1B FB1B FB1B FB1D FB1F FB21 FB22 FB23 FB24 FB26 FB27 FB27 FB27 FB27 FB29 FB2A	6D 66 26 01 4C 3F 01 0C 8F 39 86 14 3F 01 4A	873 874 875 876 877 878 879 880 881 882 883 884 885 884 885 886 887 888 889 890	* BSON * A IS BSON BSON2 * BSOFF * A,X V	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS - TURN OLATILE LDA SWI FCB	#\$11 6,S BSON2 OUTCH MISFLG OFF READ/VERIFY/ #\$14	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER PUNCH MECHANISM TO DC4 - STOP SEND OUT FUNCTION
FB1B FB1B FB1B FB1B FB1D FB1F FB21 FB22 FB23 FB24 FB27 FB27 FB27 FB27 FB27 FB27 FB27 FB27	6D 66 26 01 4C 3F 01 0C 8F 39 86 14 3F 01 4A 3F 01	873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893	* BSON * A IS BSON BSON2 * BSOFF * A,X V	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS - TURN OLATILE LDA SWI FCB DECA SWI FCB	#\$11 6,S BSON2 OUTCH MISFLG OFF READ/VERIFY/ #\$14 OUTCH OUTCH	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER 'PUNCH MECHANISM TO DC4 - STOP SEND OUT FUNCTION CHANGE TO DC3 (X-OFF) SEND OUT FUNCTION
FB1B FB1B FB1B FB1B FB1B FB1D FB1F FB22 FB23 FB24 FB26 FB27 FB27 FB27 FB27 FB27 FB27 FB27 FB27	6D 66 26 01 4C 3F 01 0C 8F 39 86 14 3F 01 4A 3F 01 4A 3F 01 0A 8F	873 874 875 876 877 878 880 881 882 883 884 885 886 886 887 888 889 890 891 892 893 894	* BSON * A IS BSON BSON2 * BSOFF * A,X V	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS - TURN OLATILE LDA SWI FCB DECA SWI FCB DEC	#\$11 6,S BSON2 OUTCH MISFLG OFF READ/VERIFY/ #\$14 OUTCH OUTCH MISFLG	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER PUNCH MECHANISM TO DC4 - STOP SEND OUT FUNCTION CHANGE TO DC3 (X-OFF) SEND OUT FUNCTION CLEAR LOAD IN PROGRESS FLAG
FB1B FB1B FB1B FB1B FB1B FB1D FB1F FB21 FB22 FB23 FB24 FB26 FB27 FB27 FB27 FB27 FB27 FB27 FB27 FB28 FB20 FB22 FB220 FB230 FB27 FB27 FB27 FB27 FB27 FB27 FB27 FB27	6D 66 26 01 4C 3F 01 0C 8F 39 86 14 3F 01 4A 3F 01 4A 3F 01 0A 8F 8E 61 A8	873 874 875 876 877 878 879 880 881 882 883 884 885 884 885 886 887 888 889 890 891 892 893 894 895	* BSON * A IS BSON BSON2 * BSOFF * A,X V BSOFF	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS - TURN OLATILE LDA SWI FCB DECA SWI FCB DECC LDX	<pre>#\$11 6,S BSON2 OUTCH MISFLG OFF READ/VERIFY/ #\$14 OUTCH OUTCH MISFLG #25000</pre>	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER PUNCH MECHANISM TO DC4 - STOP SEND OUT FUNCTION CHANGE TO DC3 (X-OFF) SEND OUT FUNCTION CLEAR LOAD IN PROGRESS FLAG DELAY 1 SECOND (2MHZ CLOCK)
FB1B FB1B FB1B FB1B FB1B FB1D FB1F FB21 FB22 FB23 FB24 FB26 FB27 FB27 FB27 FB27 FB27 FB27 FB27 FB27	6D 66 26 01 4C 3F 01 0C 8F 39 86 14 3F 01 4A 3F 01 4A 3F 01 0A 8F 8E 61 A8 30 1F	873 874 875 876 877 878 879 880 881 882 883 884 885 884 885 886 887 888 889 890 891 892 893 895 896	* BSON * A IS BSON BSON2 * BSOFF * A,X V	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS - TURN OLATILE LDA SWI FCB DECA SWI FCB DEC LDX LEAX	<pre>#\$11 6,S BSON2 OUTCH MISFLG OFF READ/VERIFY/ #\$14 OUTCH OUTCH MISFLG #25000 -1,X</pre>	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER PUNCH MECHANISM TO DC4 - STOP SEND OUT FUNCTION CHANGE TO DC3 (X-OFF) SEND OUT FUNCTION CLEAR LOAD IN PROGRESS FLAG DELAY 1 SECOND (2MHZ CLOCK) COUNT DOWN
FB1B FB1B FB1B FB1B FB1B FB1D FB1F FB22 FB23 FB24 FB26 FB27 FB27 FB27 FB27 FB27 FB27 FB27 FB27	6D 66 26 01 4C 3F 01 0C 8F 39 86 14 3F 01 4A 3F 01 0A 8F 8E 61 A8 30 1F 26 FC	873 874 875 876 877 878 879 880 881 882 883 884 885 884 885 886 887 888 889 890 891 892 893 894 895 895	* BSON * A IS BSON BSON2 * BSOFF * A,X V BSOFF	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS - TURN OLATILE LDA SWI FCB DECA SWI FCB DECA SWI FCB DECA SWI FCB DEC LDX LEAX BNE	<pre>#\$11 6,S BSON2 OUTCH MISFLG OFF READ/VERIFY/ #\$14 OUTCH OUTCH MISFLG #25000</pre>	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER PUNCH MECHANISM TO DC4 - STOP SEND OUT FUNCTION CHANGE TO DC3 (X-OFF) SEND OUT FUNCTION CLEAR LOAD IN PROGRESS FLAG DELAY 1 SECOND (2MHZ CLOCK) COUNT DOWN LOOP TILL DONE
FB1B FB1B FB1B FB1B FB1D FB1F FB21 FB22 FB23 FB24 FB26 FB27 FB27 FB27 FB27 FB27 FB27 FB27 FB27	6D 66 26 01 4C 3F 01 0C 8F 39 86 14 3F 01 4A 3F 01 4A 3F 01 0A 8F 8E 61 A8 30 1F	873 874 875 876 877 878 879 880 881 882 883 884 885 884 885 886 887 888 889 890 891 892 893 894 895 895 895	* BSON * A IS BSON BSON2 * BSOFF * A,X V BSOFF	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS - TURN OLATILE LDA SWI FCB DECA SWI FCB DEC LDX LEAX	<pre>#\$11 6,S BSON2 OUTCH MISFLG OFF READ/VERIFY/ #\$14 OUTCH OUTCH MISFLG #25000 -1,X</pre>	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER PUNCH MECHANISM TO DC4 - STOP SEND OUT FUNCTION CHANGE TO DC3 (X-OFF) SEND OUT FUNCTION CLEAR LOAD IN PROGRESS FLAG DELAY 1 SECOND (2MHZ CLOCK) COUNT DOWN
FB1B FB1B FB1B FB1B FB1B FB1D FB1F FB22 FB23 FB24 FB26 FB27 FB27 FB27 FB27 FB27 FB27 FB27 FB27	6D 66 26 01 4C 3F 01 0C 8F 39 86 14 3F 01 4A 3F 01 0A 8F 8E 61 A8 30 1F 26 FC	873 874 875 876 877 878 879 880 881 882 883 884 885 884 885 886 887 888 889 890 891 892 893 894 895 895	* BSON * A IS BSON BSON2 * BSOFF * A,X V BSOFF BSOFF	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS - TURN OLATILE LDA SWI FCB DECA SWI FCB DEC LDX LEAX BNE RTS	<pre>#\$11 6,S BSON2 OUTCH MISFLG OFF READ/VERIFY/ #\$14 OUTCH OUTCH MISFLG #25000 -1,X</pre>	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER PUNCH MECHANISM TO DC4 - STOP SEND OUT FUNCTION CHANGE TO DC3 (X-OFF) SEND OUT FUNCTION CLEAR LOAD IN PROGRESS FLAG DELAY 1 SECOND (2MHZ CLOCK) COUNT DOWN LOOP TILL DONE RETURN TO CALLER
FB1B FB1B FB1B FB1B FB1B FB1D FB1F FB22 FB23 FB24 FB26 FB27 FB27 FB27 FB27 FB27 FB27 FB27 FB29 FB2A FB28 FB26 FB26 FB27 FB27 FB27 FB27 FB27 FB27 FB27 FB27	6D 66 26 01 4C 3F 01 0C 8F 39 86 14 3F 01 4A 3F 01 0A 8F 8E 61 A8 30 1F 26 FC	873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 890 891 892 893 894 895 896 897 898 899 900 901	* BSON * A IS BSON BSON2 * BSOFF * A,X V BSOFF BSOFLP * BSDTA * INPUT	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS - TURN OLATILE LDA SWI FCB DECA SWI FCB DECA SWI FCB DECA LDX LEAX BNE RTS - READ/ : S+6=CO	<pre>#\$11 6,S BSON2 OUTCH MISFLG OFF READ/VERIFY/ #\$14 OUTCH MISFLG #25000 -1,X BSOFLP VERIFY/PUNCH HAN DE BYTE, VERIFY(</pre>	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER PUNCH MECHANISM TO DC4 - STOP SEND OUT FUNCTION CHANGE TO DC3 (X-OFF) SEND OUT FUNCTION CLEAR LOAD IN PROGRESS FLAG DELAY 1 SECOND (2MHZ CLOCK) COUNT DOWN LOOP TILL DONE RETURN TO CALLER
FB1B FB1B FB1B FB1B FB1B FB1D FB1F FB22 FB23 FB24 FB26 FB27 FB27 FB27 FB27 FB27 FB27 FB27 FB27	6D 66 26 01 4C 3F 01 0C 8F 39 86 14 3F 01 4A 3F 01 0A 8F 8E 61 A8 30 1F 26 FC	873 874 875 876 877 878 879 880 881 882 883 884 885 884 885 886 887 888 890 891 892 893 894 895 895 896 897 898 899 900 901 902	* BSON * A IS BSON BSON2 * BSOFF * A,X V BSOFF BSOFLP * BSDTA * INPUT	- TURN O VOLATILE LDA TST BNE INCA SWI FCB INC RTS - TURN OLATILE LDA SWI FCB DECA SWI FCB DECA SWI FCB DEC LDX LEAX BNE RTS - READ/ : S+6=C0 S+4=ST	<pre>#\$11 6,S BSON2 OUTCH MISFLG OFF READ/VERIFY/ #\$14 OUTCH MISFLG #25000 -1,X BSOFLP VERIFY/PUNCH HAN DE BYTE, VERIFY( ART ADDRESS</pre>	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER PUNCH MECHANISM TO DC4 - STOP SEND OUT FUNCTION CHANGE TO DC3 (X-OFF) SEND OUT FUNCTION CLEAR LOAD IN PROGRESS FLAG DELAY 1 SECOND (2MHZ CLOCK) COUNT DOWN LOOP TILL DONE RETURN TO CALLER
FB1B FB1B FB1B FB1B FB1B FB1D FB1F FB22 FB23 FB24 FB26 FB27 FB27 FB27 FB27 FB27 FB27 FB27 FB29 FB2A FB28 FB26 FB26 FB27 FB27 FB27 FB27 FB27 FB27 FB27 FB27	6D 66 26 01 4C 3F 01 0C 8F 39 86 14 3F 01 4A 3F 01 0A 8F 8E 61 A8 30 1F 26 FC	873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 890 891 892 893 894 895 896 897 898 899 900 901	* BSON * A IS BSON BSON2 * BSOFF * A,X V BSOFF BSOFLP * BSDTA * INPUT *	- TURN O VOLATILE LDA TST BNE INCA SWI FCB DCC INC RTS - TURN OLATILE LDA SWI FCB DECA SWI FCB DECA SWI FCB DEC LDX LEAX BNE RTS - READ/ : S+6=CO S+4=ST S+2=ST	<pre>#\$11 6,S BSON2 OUTCH MISFLG OFF READ/VERIFY/ #\$14 OUTCH MISFLG #25000 -1,X BSOFLP VERIFY/PUNCH HAN DE BYTE, VERIFY(</pre>	NCH MECHANISM SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG RETURN TO CALLER PUNCH MECHANISM TO DC4 - STOP SEND OUT FUNCTION CHANGE TO DC3 (X-OFF) SEND OUT FUNCTION CLEAR LOAD IN PROGRESS FLAG DELAY 1 SECOND (2MHZ CLOCK) COUNT DOWN LOOP TILL DONE RETURN TO CALLER

DUNFI	ELD	6809 ASSEMBLER:	ASSIST	09				PAGE: 15
FB38			905					I, Z=0 INVALID LOAD/VER
FB38 FB38			906 907	* REGIS	TERS AR	E VOI	LATILE	
FB38	ΕE	62		BSDTA	LDU	2.5	S	U=TO ADDRESS OR OFFSET
FB3A			909		TST	6,5	5	? PUNCH
FB3C	27	54	910		BEQ		DPUN	BRANCH YES
FB3E			911		G READ/	VERI		DDRESS SAVE BYTE
FB3E			912	*			S+1=BYTE	
FB3E			220	*			S+0=CHECK	
FB3E FB3E	30	7D	914 915	^	LEAS	_3	U HOLDS C	ROOM FOR WORK/COUNTER/CHECKSUM
FB40				BSDLD1		J	,5	GET NEXT CHARACTER
FB41			917		FCB	INC	CHNP	FUNCTION
FB42	81	53	918	BSDLD2	CMPA	#':	S'	? START OF S1/S9
FB44		FA	919		BNE	BSI	DLD1	BRANCH NOT
FB46			920		SWI			GET NEXT CHARACTER
FB47			921		FCB		CHNP	FUNCTION
FB48 FB4A			922 923		CMPA BEQ	# ' : DCI	י פ יים פרי	? HAVE S9
FB4A FB4C			923		CMPA	روط ب # 1	1 '	YES, RETURN GOOD CODE ? HAVE NEW RECORD
FB4E			925		BNE	BSI	DLD2	BRANCH IF NOT
FB50			926		CLR	, S		BRANCH IF NOT CLEAR CHECKSUM
FB52	8D	21	927		BSR		ГE	OBTAIN BYTE COUNT
FB54	E7	61	928		STB		S	SAVE FOR DECREMENT
FB56				* READ				
FB56			930		BSR	BY		OBTAIN HIGH VALUE
FB58 FB5A			931		STB		S	SAVE IT
FB5A FB5C			932 933		BSR LDA	вı 2,5	TE 2	OBTAIN LOW VALUE MAKE D=VALUE
FB5C FB5E			934		LEAY	D,1		Y=ADDRESS+OFFSET
FB60	01	02		* STORE		27		1 1001000 011001
FB60	8D	13		BSDNXT		BY	ГE	NEXT BYTE
FB62	27	0C	937		BEQ	BSI	DEOL	BRANCH IF CHECKSUM
FB64			938		TST		S	? VERIFY ONLY
FB66			939		BMI		DCMP	YES, ONLY COMPARE STORE INTO MEMORY
FB68 FB6A			940	BSDCMP	STB	, Y	+	? VALID RAM
FB6A FB6C			941	BSDCMP	BEQ		- DNXT	YES, CONTINUE READING
FB6E				BSDSRT			, X , A	RETURN WITH Z SET PROPER
FB70			944					
FB70				BSDEOL	INCA			? VALID CHECKSUM
FB71		CD	946		BEQ		DLD1	BRANCH YES
FB73	20	F9	947		BRA	BSI	DSRT	RETURN Z=0 INVALID
FB75 FB75			948	* דיייעם		0 חדר		TWO HEX DIGITS IN
FB75	<u>ط</u> 8	12		BYTE	BSR		THEX	OBTAIN FIRST HEX
FB77			951	2112	LDB		6	PREPARE SHIFT
FB79	3D		952		MUL			OVER TO A
	8D		953		BSR		THEX	OBTAIN SECOND HEX
FB7C		04	954		PSHS	В		SAVE HIGH HEX
FB7E FB80			955		ADDA	,S·		COMBINE BOTH SIDES
FB80 FB82			956 957		TFR ADDA	A,1 2,5		SEND BACK IN B COMPUTE NEW CHECKSUM
FB82			958		STA	2,5		STORE BACK
FB86		63	959		DEC	3,1		DECREMENT BYTE COUNT
FB88	39			BYTRTS				RETURN TO CALLER
FB89			961					
FB89				BYTHEX				GET NEXT HEX
FB8A		01 54	963		FCB		CHNP	CHARACTER
FB8B FB8E		01 D4 F8	964 965		LBSR		VHEX	CONVERT TO HEX
FB8E FB90		F8 F2	965 966		BEQ PULS		FRTS ,U,Y,X,A	RETURN IF VALID HEX RETURN TO CALLER WITH Z=0
FB90 FB92	JJ		967			гC	, , , , , , , , , , , , , , , , , , , ,	NEIGNA IO CALLER WIIII 2-0
FB92			968	* PUNCH	STACK	USE:	S+8=TO ADDRE	SS
FB92			969	*			S+6=RETURN A	DDRESS
FB92			970					DDING VALUES
FB92			971				S+2 FROM ADD	
FB92			972	^			S+I=FRAME CC	DUNT/CHECKSUM

FB92		973	*	S+0=BYTE CO	JUNT
	DE F2		BSDPUN LDU		LOAD PADDING VALUES
FB94	AE 64	975	LDX	4,S	X=FROM ADDRESS
FB96	34 56	976	PSHS	U,X,D	CREATE STACK WORK AREA
	CC 00 18	977	LDD	#24	SET A=0, B=24
	D7 F2	978	STB	VECTAB+.PAD	SETUP 24 CHARACTER PADS
FB9D	3F	979	SWI	0.1.77.011	SEND NULLS OUT
FB9E FB9F	01 C6 04	980 981	FCB	OUTCH	FUNCTION
FB9F FBA1	DD F2	981 982	LDB STD	#4 VECTAB+.PAD	SETUP NEW LINE PAD TO 4 SETUP PUNCH PADDING
FBA3	DD FZ	983	* CALCULATE SI		SETOF FONCH FADDING
	EC 68	984		8,S	LOAD TO
FBA5	A3 62	985	SUBD	2,S	MINUS FROM=LENGTH
FBA7	10 83 00 18	986	CMPD	#24	? MORE THAN 23
FBAB	25 02	987	BLO	BSPOK	NO, OK
	C6 17	988	LDB	#23	FORCE TO 23 MAX
FBAF	5C	989			PREPARE COUNTER
	E7 E4	990	STB	, S	STORE BYTE COUNT
	CB 03	991	ADDB	#3	ADJUST TO FRAME COUNT
FBB4 FBB6	E7 61	992	STB	1,S	SAVE
FBB6	30 8C 33	993 994	*PUNCH CR,LF,I LEAX	<bspstr, pcr<="" td=""><td>LOAD START RECORD HEADER</td></bspstr,>	LOAD START RECORD HEADER
FBB9	30 80 33 3F	995	SWI	CDSPSIR, PCR	SEND OUT
FBBA		996	FCB	PDATA	FUNCTION
FBBB		997			
FBBB	5F	998	CLRB		INITIALIZE CHECKSUM
FBBC	30 61	999	LEAX	1,S	POINT TO FRAME COUNT AND ADDR
FBBE	8D 27	1000	BSR	BSPUN2	SEND FRAME COUNT
FBC0		1001	*DATA ADDRESS		
	8D 25	1002	BSR	BSPUN2	SEND ADDRESS HI
FBC2	8D 23	1003	BSR	BSPUN2	SEND ADDRESS LOW
FBC4	AE 62	1004		2 9	
	AL 62 8D 1F	1005 1006	LDX BSPMRE BSR	2,S BSPUN2	LOAD START DATA ADDRESS SEND OUT NEXT BYTE
	6A E4	1000	DEC	,S	? FINAL BYTE
	26 FA	1008	BNE	BSPMRE	LOOP IF NOT DONE
	AF 62	1009	STX	2,S	UPDATE FROM ADDRESS VALUE
FBCE		1010	*PUNCH CHECKS		
FBCE	53	1011	COMB	COMPLEMENT	
FBCF	E7 61	1012	STB	1,S	STORE FOR SENDOUT
FBD1	30 61	1013	LEAX	1,S	POINT TO IT
	8D 14	1014	BSR	BSPUNC	SEND OUT AS HEX
	AE 68	1015	LDX	8,S	LOAD TOP ADDRESS
FBD7 FBD9	AC 62 24 C8	1016 1017	CMPX BHS	2 , S BSPGO	? DONE BRANCH NOT
	30 8C 11	1017	LEAX	<bspeof, pcr<="" td=""><td>PREPARE END OF FILE</td></bspeof,>	PREPARE END OF FILE
FBDE	3F	1010	SWI	CDDI HOF ,I CR	SEND OUT STRING
FBDF	03	1020	FCB	PDATA	FUNCTION
	EC 64	1021	LDD	4,S	RECOVER PAD COUNTS
FBE2	DD F2	1022	STD	VECTAB+.PAD	RESTORE
FBE4	4F	1023	CLRA		SET Z=1 FOR OK RETURN
FBE5	35 D6	1024	PULS	PC,U,X,D	RETURN WITH OK CODE
FBE7		1025	<b>_</b>		
FBE7	EB 84	1026	BSPUN2 ADDB	, X	ADD TO CHECKSUM
FBE9	16 FD ED	1027	BSPUNC LBRA	ZOUT2H	SEND OUT AS HEX AND RETURN
FBEC FBEC	53 31 04	1028 1029	BSPSTR FCB	ופו ו1ו ד∩יד	CR, LF, NULLS, S, 1
FBEC	53 31 04 53 39 30 33 30 3			'S','1',EOT /S9030000FC/	EOF STRING
FBF9	0D 0A 04	1030	FCB	CR, LF, EOT	TOL DIKING
FBFC	0.2 011 01	1031	I CD	01(101 1001	
FBFC		1033	* HSDTA - HIG	H SPEED PRINT ME	MORY
FBFC		1034	* INPUT: S+4=		
FBFC		1035		STOP ADDRESS	
FBFC		1036		RETURN ADDRESS	
FBFC		1037	* X,D VOLATIL	Ξ	
FBFC		1038	+ any		
FBFC	3F	1039			SEND NEW LINE
FBFC	'1 د	1040	HSDTA SWI		OTIT NEW TITE

FBFD	06	1041		FCB	PCRLF	FUNCTION
FBFE	C6 06	1042		LDB	#6	PREPARE 6 SPACES
FC00	3F	1043	HSBLNK	SWI		SEND BLANK
FC01	07	1044		FCB	SPACE	FUNCTION
FC02	5A	1045		DECB	BINCE	
						COUNT DOWN
FC03	26 FB	1046		BNE	HSBLNK	LOOP IF MORE
FC05	5F	1047		CLRB		SETUP BYTE COUNT
FC06	1F 98	1048	HSHTTL	TFR	B,A	PREPARE FOR CONVERT
FC08	17 FD DB	1049		LBSR	ZOUTHX	CONVERT TO A HEX DIGIT
FC0B	3F	1050		SWI		SEND BLANK
FCOC	07	1051		FCB	SPACE	FUNCTION
FC0D	3F	1052		SWI		SEND ANOTHER
					CDACE	
FCOE	07	1053		FCB	SPACE	BLANK
FCOF	5C	1054		INCB		UP ANOTHER
FC10	C1 10	1055		CMPB	#\$10	? PAST 'F'
FC12	25 F2	1056		BLO	HSHTTL	LOOP UNTIL SO
			LICIT NE		11011111	
FC14	3F		HSHLNE	SWI		TO NEXT LINE
FC15	06	1058		FCB	PCRLF	FUNCTION
FC16	25 2F	1059		BCS	HSDRTN	RETURN IF USER ENTERED CTL-X
FC18	30 64	1060		LEAX	4,S	POINT AT ADDRESS TO CONVERT
FC1A	3F				1,0	
		1061		SWI	· · · · · · · · · · · · · · · · · · ·	PRINT OUT ADDRESS
FC1B	05	1062		FCB	OUT4HS	FUNCTION
FC1C	AE 64	1063		LDX	4,S	LOAD ADDRESS PROPER
FC1E	C6 10	1064		LDB	#16	NEXT SIXTEEN
FC20	3F		TICINIVE	SWI	11 2 0	CONVERT BYTE TO HEX AND SEND
			HSHNXT			
FC21	04	1066		FCB	OUT2HS	FUNCTION
FC22	5A	1067		DECB		COUNT DOWN
FC23	26 FB	1068		BNE	HSHNXT	LOOP IF NOT SIXTEENTH
					nonn	
FC25	3F	1069		SWI		SEND BLANK
FC26	07	1070		FCB	SPACE	FUNCTION
FC27	AE 64	1071		LDX	4,S	RELOAD FROM ADDRESS
FC29	C6 10	1072		LDB	#16	COUNT
			uququp			
FC2B	A6 80		HSHCHR	LDA	, X+	NEXT BYTE
FC2D	2B 04	1074		BMI	HSHDOT	TOO LARGE, TO A DOT
FC2F	81 20	1075		CMPA	#' '	? LOWER THAN A BLANK
FC31	24 02	1076		BHS	HSHCOK	NO, BRANCH OK
FC33	86 2E		TICITOOT			
			HSHDOT	LDA	#'.'	CONVERT INVALID TO A BLANK
FC35	3F	1078	HSHCOK	SWI		SEND CHARACTER
FC36	01	1079		FCB	OUTCH	FUNCTION
FC37	5A	1080		DECB		? DONE
FC38	26 F1				HAHAHD	
		1081		BNE	HSHCHR	BRANCH NO
FC3A	AC 62	1082		CMPX	2,S	? PAST LAST ADDRESS
FC3C	24 09	1083		BHS	HSDRTN	QUIT IF SO
FC3E	AF 64				HSDRIN	QUII IF SO
FC40		1084				
	76 65	1084		STX	4,S	UPDATE FROM ADDRESS
	A6 65	1085		STX LDA	4,S 5,S	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS
FC42	48			STX	4,S	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY
FC42 FC43		1085		STX LDA	4,S 5,S	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS
FC43	48 26 CF	1085 1086 1087		STX LDA ASLA BNE	4,S 5,S ? HSHLNE	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT
FC43 FC45	48 26 CF 20 B5	1085 1086 1087 1088	HSDRTM	STX LDA ASLA BNE BRA	4,S 5,S ?	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO
FC43 FC45 FC47	48 26 CF 20 B5 3F	1085 1086 1087 1088 1089	HSDRTN	STX LDA ASLA BNE BRA SWI	4,S 5,S ? HSHLNE HSDTA	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE
FC43 FC45 FC47 FC48	48 26 CF 20 B5 3F 06	1085 1086 1087 1088 1089 1090	HSDRTN	STX LDA ASLA BNE BRA SWI FCB	4,S 5,S ? HSHLNE	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION
FC43 FC45 FC47	48 26 CF 20 B5 3F	1085 1086 1087 1088 1089	HSDRTN	STX LDA ASLA BNE BRA SWI	4,S 5,S ? HSHLNE HSDTA	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE
FC43 FC45 FC47 FC48 FC49	48 26 CF 20 B5 3F 06	1085 1086 1087 1088 1089 1090 1091	HSDRTN *F	STX LDA ASLA BNE BRA SWI FCB	4,S 5,S ? HSHLNE HSDTA	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION
FC43 FC45 FC47 FC48 FC49 FC4A	48 26 CF 20 B5 3F 06	1085 1086 1087 1088 1089 1090 1091 1092		STX LDA ASLA BNE BRA SWI FCB	4,S 5,S ? HSHLNE HSDTA	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION
FC43 FC45 FC47 FC48 FC49 FC4A FC4A	48 26 CF 20 B5 3F 06	1085 1086 1087 1088 1089 1090 1091 1092 1093	*F	STX LDA ASLA BNE BRA SWI FCB RTS	4,S 5,S ? HSHLNE HSDTA PCRLF	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER
FC43 FC45 FC47 FC48 FC49 FC4A	48 26 CF 20 B5 3F 06	1085 1086 1087 1088 1089 1090 1091 1092 1093	*F	STX LDA ASLA BNE BRA SWI FCB RTS	4,S 5,S ? HSHLNE HSDTA PCRLF	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION
FC43 FC45 FC47 FC48 FC49 FC4A FC4A	48 26 CF 20 B5 3F 06	1085 1086 1087 1088 1089 1090 1091 1092 1093 1094	*F ******	STX LDA ASLA BNE BRA SWI FCB RTS	4,S 5,S ? HSHLNE HSDTA PCRLF	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER
FC43 FC45 FC47 FC48 FC49 FC4A FC4A FC4A FC4A	48 26 CF 20 B5 3F 06	1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095	*F ******* * A	STX LDA ASLA BNE BRA SWI FCB RTS	4,S 5,S ? HSHLNE HSDTA PCRLF T 0 9 C O M	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER
FC43 FC45 FC47 FC48 FC49 FC4A FC4A FC4A FC4A FC4A	48 26 CF 20 B5 3F 06	1085 1086 1087 1088 1090 1090 1091 1092 1093 1094 1095 1096	*F ******* * A	STX LDA ASLA BNE BRA SWI FCB RTS	4,S 5,S ? HSHLNE HSDTA PCRLF T 0 9 C O M	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER
FC43 FC45 FC47 FC48 FC49 FC4A FC4A FC4A FC4A FC4A FC4A	48 26 CF 20 B5 3F 06	1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097	*F ******* * A ******	STX LDA ASLA BRE BRA SWI FCB RTS ********* SSIS ********	4,S 5,S ? HSHLNE HSDTA PCRLF T 0 9 C 0 M	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER
FC43 FC45 FC47 FC48 FC49 FC4A FC4A FC4A FC4A FC4A FC4A	48 26 CF 20 B5 3F 06 39	1085 1086 1087 1088 1090 1091 1092 1093 1094 1095 1096 1097 1098	*F * ****** * A ******	STX LDA ASLA BNE BRA SWI FCB RTS ********* * S S I S ********	4,S 5,S ? HSHLNE HSDTA PCRLF T 0 9 C 0 M ***********************************	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER ***********************************
FC43 FC45 FC47 FC48 FC49 FC4A FC4A FC4A FC4A FC4A FC4A	48 26 CF 20 B5 3F 06	1085 1086 1087 1088 1090 1091 1092 1093 1094 1095 1096 1097 1098	*F ******* * A ******	STX LDA ASLA BRE BRA SWI FCB RTS ********* SSIS ********	4,S 5,S ? HSHLNE HSDTA PCRLF T 0 9 C 0 M	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER
FC43 FC45 FC47 FC48 FC49 FC4A FC4A FC4A FC4A FC4A FC4A FC4A FC4A FC4A FC4A	48 26 CF 20 B5 3F 06 39	1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099	*F * ****** * A ******	STX LDA ASLA BNE BRA SWI FCB RTS ********* SSIS *******RE BSR	4,S 5,S ? HSHLNE HSDTA PCRLF T 0 9 C 0 M ***********************************	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER ***********************************
FC43 FC45 FC47 FC48 FC49 FC4A FC4A FC4A FC4A FC4A FC4A FC4A FC4A FC4A FC4A	48 26 CF 20 B5 3F 06 39 8D 23 4C	1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100	*F * ****** * A ******	STX LDA ASLA BNE BRA SWI FCB RTS ********* SSIS *******RE BSR INCA	4,S 5,S ? HSHLNE HSDTA PCRLF T 0 9 C 0 M ***********************************	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER ***********************************
FC43 FC45 FC47 FC48 FC49 FC44 FC44 FC44 FC44 FC44 FC44 FC44	48 26 CF 20 B5 3F 06 39 8D 23 4C 8D 21	1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100	*F * ****** * A ******	STX LDA ASLA BNE BRA SWI FCB RTS ********* S S I S *******RE BSR INCA BSR	4,S 5,S ? HSHLNE HSDTA PCRLF T 0 9 C 0 M ***********************************	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER ***********************************
FC43 FC45 FC47 FC48 FC49 FC4A FC4A FC4A FC4A FC4A FC4A FC4A FC4A	48 26 CF 20 B5 3F 06 39 8D 23 4C 8D 21	1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101	*F * ****** * A ******	STX LDA ASLA BNE BRA SWI FCB RTS ********* SSIS *******RE BSR INCA	4,S 5,S ? HSHLNE HSDTA PCRLF T 0 9 C 0 M ***********************************	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER ***********************************
FC43 FC45 FC47 FC48 FC49 FC44 FC44 FC44 FC44 FC44 FC44 FC44	48 26 CF 20 B5 3F 06 39 8D 23 4C 8D 21	1085 1086 1087 1088 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103	*F ******* ******* CREG	STX LDA ASLA BRE BRA SWI FCB RTS ******** S S I S ******** ****** BSR INCA BSR RTS	4,S 5,S ? HSHLNE HSDTA PCRLF ************************************	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER ***********************************
FC43 FC45 FC47 FC48 FC49 FC4A FC4A FC4A FC4A FC4A FC4A FC4A FC4A	48 26 CF 20 B5 3F 06 39 8D 23 4C 8D 21	1085 1086 1087 1088 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103	*F ******* ******* CREG	STX LDA ASLA BRE BRA SWI FCB RTS ******** S S I S ******** ****** BSR INCA BSR RTS	4,S 5,S ? HSHLNE HSDTA PCRLF T 0 9 C 0 M ***********************************	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER ***********************************
FC43 FC45 FC47 FC48 FC49 FC4A FC4A FC4A FC4A FC4A FC4A FC4A FC4A	48 26 CF 20 B5 3F 06 39 8D 23 4C 8D 21	1085 1086 1087 1088 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104	*F ******* ******* CREG *******	STX LDA ASLA BRE BRA SWI FCB RTS ***********************************	4,S 5,S ? HSHLNE HSDTA PCRLF ************************************	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER ***********************************
FC43 FC45 FC47 FC48 FC49 FC4A FC4A FC4A FC4A FC4A FC4A FC4A FC4A	48 26 CF 20 B5 3F 06 39 8D 23 4C 8D 21	1085 1086 1087 1088 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105	*F ******* ******* CREG *******	STX LDA ASLA BNE BRA SWI FCB RTS ***********************************	4,S 5,S ? HSHLNE HSDTA PCRLF ************************************	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER ***********************************
FC43 FC45 FC47 FC48 FC49 FC4A FC4A FC4A FC4A FC4A FC4A FC4A FC4A	48 26 CF 20 B5 3F 06 39 8D 23 4C 8D 21	1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106	*F ******** ******** CREG ******** * UILL	STX LDA ASLA BNE BRA SWI FCB RTS ********** SSIS *********************	4,S 5,S ? HSHLNE HSDTA PCRLF ************************************	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER ***********************************
FC43 FC45 FC47 FC48 FC49 FC4A FC4A FC4A FC4A FC4A FC4A FC4A FC4C FC4D FC4F FC50 FC50 FC50 FC50	48 26 CF 20 B5 3F 06 39 8D 23 4C 8D 21	1085 1086 1087 1088 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107	*F ******** CREG ******** * UILL * A CHJ	STX LDA ASLA BNE BRA SWI FCB RTS ********* S S I S ********* BSR INCA BSR RTS ******** REGPRT – ABORT T ANGE OPE	4,S 5,S ? HSHLNE HSDTA PCRLF ************************************	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER ***********************************
FC43 FC45 FC47 FC48 FC49 FC4A FC4A FC4A FC4A FC4A FC4A FC4A FC4A	48 26 CF 20 B5 3F 06 39 8D 23 4C 8D 21	1085 1086 1087 1088 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107	*F ******** ******** CREG ******** * UILL	STX LDA ASLA BNE BRA SWI FCB RTS ********* S S I S ********* BSR INCA BSR RTS ******** REGPRT – ABORT T ANGE OPE	4,S 5,S ? HSHLNE HSDTA PCRLF ************************************	UPDATE FROM ADDRESS LOAD LOW BYTE ADDRESS TO SECTION BOUNDRY BRANCH IF NOT BRANCH IF SO SEND NEW LINE FUNCTION RETURN TO CALLER ***********************************

FC50					LIST CONSISTS O	
FC50		1110	,		S DENOTING REGIS	
FC50		1111	* B) Z	ERO FOR	ONE BYTE, -1 FOR	TWO
FC50		1112	* C) O	FFSET ON	STACK TO REGIST	ER POSITION
FC50		1113	* INPUT	: SP+4=S	TACKED REGISTERS	
FC50		1114	*	A=0 PR	INT, A#0 PRINT A	ND CHANGE
FC50		1115	* OUTPU		FOR REGISTER DI	
FC50		1116	*		ONTROL-X ENTERED	
FC50						, C=0 OIHERWISE
		1117			(CHANGE)	
FC50		1118	*		(DISPLAY)	
FC50		1119			*************	
FC50	50 43 FF 13	1120	REGMSK		'P','C',-1,19	PC REG
FC54	41 00 0A	1121		FCB	'A',0,10 A REG	
FC57	42 00 OB	1122		FCB	'B',0,11 B REG	
FC5A	58 FF OD	1123		FCB	'X',-1,13 X REG	
FC5D	59 FF OF	1124		FCB	'Y',-1,15 Y REG	
FC60	55 FF 11	1125		FCB	'U',-1,17 U REG	
FC63	53 FF 01	1126		FCB	'S',-1,1 S REG	
FC66	43 43 00 09	1127		FCB	'C','C',0,9	CC REG
FC6A	44 50 00 0C	1128		FCB	'D','P',0,12	DP REG
FC6E	00	1129		FCB	0	END OF LIST
FC6F	66	1130		reb	0	
	4.5		DECODE	OT D A		
FC6F	4F		REGPRT		4.10.9	SETUP PRINT ONLY FLAG
FC70	30 E8 10		REGCHG		4+12,S	READY STACK VALUE
FC73	34 32	1133		PSHS	Υ,Χ,Α	SAVE ON STACK WITH OPTION
FC75	31 8C D8	1134		LEAY	REGMSK, PCR	LOAD REGISTER MASK
FC78	EC AO	1135	REGP1	LDD	,Y+	LOAD NEXT CHAR OR <=0
FC7A	4D	1136		TSTA	?	END OF CHARACTERS
FC7B	2F 04	1137		BLE	REGP2	BRANCH NOT CHARACTER
FC7D	3F	1138		SWI		SEND TO CONSOLE
FC7E	01	1139		FCB	OUTCH	FUNCTION BYTE
FC7F	20 F7	1140		BRA	REGP1	CHECK NEXT
FC81	86 2D		REGP2	LDA	#'-'	READY '-'
FC81 FC83		1142	KEGF Z		#	
	3F			SWI	oumqu	SEND OUT
FC84	01	1143		FCB	OUTCH	WITH OUTCH
FC85	30 E5	1144		LEAX	B,S	X->REGISTER TO PRINT
FC87	6D E4	1145		TST	,S	? CHANGE OPTION
FC89	26 12	1146		BNE	REGCNG	BRANCH YES
FC8B	6D 3F	1147		TST	-1,Y	? ONE OR TWO BYTES
FC8D	27 03	1148		BEQ	REGP3	BRANCH ZERO MEANS ONE
FC8F	3F	1149		SWI		PERFORM WORD HEX
FC90	05	1150		FCB	OUT4HS	FUNCTION
FC91	8C	1151		FCB	SKIP2	SKIP BYTE PRINT
FC92	3F		REGP3	SWI		PERFORM BYTE HEX
FC93	04	1153	11201 0	FCB	OUT2HS	FUNCTION
FC94	EC A0		REG4	LDD	, Y+	TO FRONT OF NEXT ENTRY
FC96	5D	1155	ICHO I	TSTB	?	END OF ENTRIES
FC97	26 DF	1156		BNE	REGP1	LOOP IF MORE
FC99	3F	1157		SWI	DODIE	FORCE NEW LINE
FC9A	06	1158		FCB	PCRLF	FUNCTION
FC9B	35 B2	1159	REGRTN	PULS	PC,Y,X,A	RESTORE STACK AND RETURN
FC9D		1160				
FC9D	8D 40	1161	REGCNG	BSR	BLDNNB	INPUT BINARY NUMBER
FC9F	27 10	1162		BEQ	REGNXC	IF CHANGE THEN JUMP
FCA1	81 OD	1163		CMPA	#CR	? NO MORE DESIRED
FCA3	27 1E	1164		BEQ	REGAGN	BRANCH NOPE
FCA5	E6 3F	1165		LDB	-1,Y	LOAD SIZE FLAG
FCA7	5A	1166		DECB	,	MINUS ONE
FCA8	50	1167		NEGB		MAKE POSITIVE
FCA0	58	1168		ASLB	TIMES	TWO $(=2 \text{ OR } =4)$
			DEGGED		T THING	, ,
FCAA	3F	1169	REGSKP	SWI		PERFORM SPACES
FCAB	07	1170		FCB	SPACE	FUNCTION
FCAC	5A	1171		DECB		
FCAD	26 FB	1172		BNE	REGSKP	LOOP IF MORE
FCAF	20 E3	1173		BRA	REG4	CONTINUE WITH NEXT REGISTER
FCB1	A7 E4	1174	REGNXC	STA	, S	SAVE DELIMITER IN OPTION
FCB3		1175	*		(ALWAYS >	0)
FCB3	DC 9B	1176		LDD	NUMBER	OBTAIN BINARY RESULT

FCB5	6D 3F	1177		TST	-1 V	? TWO BYTES WORTH
	26 02	1178		BNE		P TWO BYTES BRANCH YES SETUP FOR TWO STORE IN NEW VALUE RECOVER DELIMITER ? END OF CHANGES
	A6 82	1170		TDA	REGINO	
FCB9	A0 02	1100	REGTWO		, -X	SETUP FOR INO
	ED 84	1180	REGIWO	STD	, X	STORE IN NEW VALUE
	A6 E4	1181		LDA	, S	RECOVER DELIMITER
	81 OD	1182		CMPA	#CR	? END OF CHANGES
FCC1	26 D1	1183		BNE	REG4	NU, KEEP UN IRUCK'N
FCC3		1184	* MOVE	STACKED	DATA TO NEW STA	CK IN CASE STACK
FCC3	30 8D E2 8A C6 15 35 02 A7 80	1185	* POINT	TER HAS (	CHANGED	CK IN CASE STACK
FCC3	30 8D E2 8A	1186	REGAGN	LEAX	TSTACK, PCR	LOAD TEMP AREA
FCC7	C6 15	1187		LDB	#21	
FCC9	35 02	1188	REGTF1	PULS	A	NEXT BYTE
FCCB	A7 80	1189	-	STA	. X+	STORE INTO TEMP
FCCD	57	1190		DECE	/ 21 -	COUNT DOWN
	26 50	1101		DNE	DFCTF1	LOOD IE MODE
FCCE	26 F9 10 EE 88 EC C6 15	1191 1192		IDC	-20 Y	LOAD COUNT NEXT BYTE STORE INTO TEMP COUNT DOWN LOOP IF MORE LOAD NEW STACK POINTER LOAD COUNT AGAIN NEXT TO STORE BACK ONTO NEW STACK COUNT DOWN LOOP IF MORE CO DESTART COMMAND
FCDU	IU LE 00 LC	1102		LDS	-20,X	LOAD NEW STACK POINTER
	C6 15	1193	~ ~ ~ ~ ~	LDB LDA PSHS	#21	LOAD COUNT AGAIN
FCD6	A6 82	1194	REGTF2	LDA	, -X	NEXT TO STORE
FCD8	34 02	1195		PSHS	A	BACK ONTO NEW STACK
FCDA	5A	1196		DECB		COUNT DOWN
FCDB	26 F9	1197		BNE	REGTF2	LOOP IF MORE
FCDD	20 BC	1198		BRA	REGRTN	GO RESTART COMMAND
FCDF		1199				
FCDF		1200	* * * * * * *	*******	*****	* * * * * * * * * * * * * *
FCDF						E FROM INPUT HEX
FCDF					EXPRESSION HANDL	
FCDF					JRN ADDRESS	ER IS USED.
FCDF				DI: A=DEI	LIMITER WHICH TE	
FCDF		1205				IF DELM NOT ZERO)
FCDF		1206			BER"=WORD BINARY	
FCDF		1207				D, Z=0 IF NO HEX RECIEVED
FCDF		1208	* REGI	ISTERS AF	RE TRANSPARENT	
FCDF		1209	* * * * * * *	********	*****	* * * * * * * * * * * * * * *
FCDF		1210				
FCDF		1211	* EXECU	JTE SINGI	LE OR EXTENDED R	OM EXPRESSION HANDLER
FCDF		1212	*			
FCDF		1213	* THE F	TAG "DEI	LIM" IS USED AS	FOLLOWS:
FCDF		1214	* 1971	TM=0 NO	) LEADING BLANKS	, NO FORCED TERMINATOR
FCDF		1215				'CHR'S, FORCED TERMINATOR
	4F					
	46	1017	BLUNNB	CLRA	awt D 2	NO DYNAMIC DELIMITER
	8C	121/	+ DIITI	FCB	SKIP2 EADING BLANKS	SKIP NEXT INSTRUCTION
FCE1		1218	* BOILL	) WITH LE	SADING BLANKS	
	86 20	1219	BLDNUM	LDA	#''	ALLOW LEADING BLANKS STORE AS DELIMITER
				STA	DELIM	STORE AS DELIMITER
	6E 9D E3 03	1221		JMP	[VECTAB+.EXPAN	, PCR] TO EXP ANALYZER
FCE9		1222				
FCE9		1223	* THIS	IS THE I	DEFAULT SINGLE R	OM ANALYZER. WE ACCEPT:
FCE9				) HEX INE		
FCE9		1225	* 2)	'M' FOF	R LAST MEMORY EX	AMINE ADDRESS
FCE9		1226	* 3)	P' FOP	R LAST MEMORY EX R PROGRAM COUNTE R WINDOW VALUE	R ADDRESS
FCE9		1227	* 4)	) 'W' FOF	R WINDOW VALUE	
FCE9		1228	* 51	10 <u>-</u> 101	R INDIRECT VALUE	
	34 14		EXP1	PSHS	X,B	SAVE REGISTERS
	8D 5C	1230				CLEAR NUMBER, CHECK FIRST CHAR
			EAPDLM			
FCED	27 18	1231	*	BEQ	EXP2	IF HEX DIGIT CONTINUE BUILDING
FCEF	01 05		^ SKIP		IF DESIRED	
	91 8E	1233		CMPA	DELIM	? CORRECT DELIMITER
FCF1	27 F8	1234		BEQ	EXPDLM	YES, IGNORE IT
FCF3			* TEST	FOR M OF		
FCF3		1236		LDX	ADDR	DEFAULT FOR 'M'
FCF5	81 4D	1237		CMPA	# ' M '	? MEMORY EXAMINE ADDR WANTED
FCF7	27 16	1238		BEQ	EXPTDL	BRANCH IF SO
FCF9	9E 93	1239		LDX	PCNTER	DEFAULT FOR 'P'
	81 50	1240		CMPA	#'P'	? LAST PROGRAM COUNTER WANTED
FCFD		1241		BEQ	EXPTDL	BRANCH IF SO
FCFF	9E A0	1242		LDX	WINDOW	DEFAULT TO WINDOW
FD01	81 57	1242		CMPA	#'W'	? WINDOW WANTED
FD01 FD03	27 OA	1243		BEQ	EXPTDL	· WINDOW WHITED
2003	27 VA	1211		DEQ		

FD05	35 94		EXPRTN		PC,X,B	RETURN AND RESTORE REGISTERS
FD07	05.44				CONTINUE BUILDING	
FD07	8D 44	1247	EXP2	BSR		COMPUTE NEXT DIGIT
FD09	27 FC	1248		BEQ	EXP2	CONTINUE IF MORE
FD0B	20 OA	1249	* 00000	BRA	EXPCDL	SEARCH FOR +/-
FDOD	AE 84			LDX	ND CHECK IF NEED	
FDOD	AE 84 9F 9B				,X	INDIRECTION DESIRED
FD0F FD11	OD 8E	1252 1253	EXPTDL	STX TST	NUMBER DELIM	STORE RESULT ? TO FORCE A DELIMITER
FD11 FD13	27 F0	1253		BEO	EXPRTN	RETURN IF NOT WITH VALUE
FD15 FD15	8D 62	1254		BSR	READ	OBTAIN NEXT CHARACTER
FD15 FD17	80 82	1255	* ଫଳ୍ଟଫ 1	FOR + OR		OBIAIN NEXT CHARACIER
FD17	9E 9B		EXPCDL	LDX	NUMBER	LOAD LAST VALUE
FD19	81 2B	1258	ENI CDE	CMPA	# ' + '	? ADD OPERATOR
FD1B	26 0E	1259		BNE	EXPCHM	BRANCH NOT
FD1D	8D 23	1260		BSR	EXPTRM	COMPUTE NEXT TERM
FD1F	34 02	1261		PSHS	A	SAVE DELIMITER
FD21		1262		LDD	NUMBER	LOAD NEW TERM
FD23	30 8B		EXPADD		D,X	ADD TO X
FD25	9F 9B	1264	EMI ADD	STX	NUMBER	STORE AS NEW RESULT
FD27	35 02	1265		PULS	A	RESTORE DELIMITER
FD29	20 EC	1266		BRA	EXPCDL	NOW TEST IT
FD2B	81 2D		EXPCHM		#'-'	? SUBTRACT OPERATOR
FD2D	27 07	1268	ENI CIIII	BEQ	" EXPSUB	BRANCH IF SO
FD2F	81 40	1269		CMPA	#'@'	? INDIRECTION DESIRED
FD31	27 DA	1270		BEO	π € EXPTDI	BRANCH IF SO
FD33	5F	1271		CLRB	BAI IDI	SET DELIMITER RETURN
FD34	20 CF	1272		BRA	EXPRTN	AND RETURN TO CALLER
FD36	8D 0A		EXPSUB		EXPTRM	OBTAIN NEXT TERM
FD38	34 02	1274	EMI DOD	PSHS	A	SAVE DELIMITER
	DC 9B	1275		LDD	NUMBER	LOAD UP NEXT TERM
FD3C	40	1276		NEGA	ROHDER	NEGATE A
FD3D	50	1277		NEGB		NEGATE B
	82 00	1278		SBCA	#0	CORRECT FOR A
FD40	20 E1	1279		BRA	EXPADD	GO ADD TO EXPRESION
FD42		1280	* COMPIT		EXPRESSION TERM	GO HED TO EMPRESSION
FD42		1281		T: X=OLD		
FD42		1282	*		ER'=NEXT TERM	
FD42	8D 9D	1283	EXPTRM		BLDNUM	OBTAIN NEXT VALUE
FD44	27 32	1284		BEO	CNVRTS	RETURN IF VALID NUMBER
FD46	16 FC 13	1285	BLDBAD	~	CMDBAD	ABORT COMMAND IF INVALID
FD49	10 10 10	1286	222212	LDIUI	0.122.12	
FD49		1287	* * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * *
FD49		1288	* BUIL	D BINARY	VALUE USING INPO	UT CHARACTERS.
FD49		1289			I HEX VALUE OR DI	
FD49			*	SP+0=R	ETURN ADDRESS	
FD49		1291	*	SP+2=1	6 BIT RESULT AREA	A
FD49		1292	* OUTPU	r: z=1 A	=BINARY VALUE	
FD49		1293	*	Z=0 I	F INVALID HEX CHA	ARACTER (A UNCHANGED)
FD49		1294	* VOLAT			· · ·
FD49		1295	******	* * * * * * * *	* * * * * * * * * * * * * * * * * *	* * * * * * * *
FD49	0F 9B	1296	BLDHXI	CLR	NUMBER	CLEAR NUMBER
FD4B	0F 9C	1297		CLR	NUMBER+1	CLEAR NUMBER
FD4D	8D 2A	1298	BLDHEX	BSR	READ	GET INPUT CHARACTER
FD4F	8D 11	1299	BLDHXC	BSR	CNVHEX	CONVERT AND TEST CHARACTER
FD51	26 25	1300		BNE	CNVRTS	RETURN IF NOT A NUMBER
FD53	C6 10	1301		LDB	#16	PREPARE SHIFT
FD55	3D	1302		MUL		BY FOUR PLACES
FD56	86 04	1303		LDA	#4	ROTATE BINARY INTO VALUE
FD58	58	1304	BLDSHF	ASLB	OBTAIN	NEXT BIT
FD59	09 9C	1305		ROL	NUMBER+1	INTO LOW BYTE
FD5B	09 9B	1306		ROL	NUMBER	INTO HI BYTE
FD5D	4A	1307		DECA		COUNT DOWN
FD5E	26 F8	1308		BNE	BLDSHF	BRANCH IF MORE TO DO
FD60	20 14	1309		BRA	CNVOK	SET GOOD RETURN CODE
FD62		1310				
FD62		1311			*************	
FD62		1312	* CONVE	RT ASCII	CHARACTER TO BII	NARY BYTE

	1010 +			
FD62		F: A=ASCII		
FD62	1314 * OUTP			
FD62 FD62	1315 *		INVALID	
FD62 FD62	1316 * ALL 1 1317 * (A UI			
FD62			F INVALID HEX) *************	*****
FD62 81 30	1318 CNVHEX			
FD62 81 30 FD64 25 12	1319 CNVHEA 1320		#'0' CNVRTS	? LOWER THAN A ZERO BRANCH NOT VALUE
FD66 81 39	1320		#'9'	? POSSIBLE A-F
FD68 2F 0A	1321			BRANCH NO TO ACCEPT
FD6A 81 41	1323		CNVGOT # ' A '	
FD6C 25 0A	1323		CNVRTS	? LESS THEN TEN RETURN IF MINUS (INVALID)
FD6E 81 46	1324			
FD70 22 06	1325		#'F' CNVRTS	? NOT TOO LARGE NO, RETURN TOO LARGE
FD72 80 07	1327		#7	DOWN TO BINARY
FD72 80 07 FD74 84 0F	1327 1328 CNVGOT		#/ #\$0F	CLEAR HIGH HEX
FD74 84 0F FD76 1A 04	1329 CNVG01		#\$0F #4	FORCE ZERO ON FOR VALID HEX
FD78 39	1329 CNVOR 1330 CNVRTS		#1	
FD78 39 FD79		RIS		RETURN TO CALLER
FD79 FD79	1331 1332 * CET			) IF CONTROL-X (CANCEL)
FD79 3F	1332 GEI . 1333 READ	SWI	, ABORI COMMANI	GET NEXT CHARACTER
			TNOUND	
	1334		INCHNP	FUNCTION
FD7B 81 18 FD7D 27 C7	1335		#CAN	? ABORT COMMAND
	1336	~	BLDBAD	BRANCH TO ABORT IF SO
FD7F 39	1337	RTS		RETURN TO CALLER
FD80	1338 *G			
FD80	1339 1340 ******	+++++++		
FD80			0 - START PROGE	
FD80 8D 01			GOADDR	BUILD ADDRESS IF NEEDED
FD82 3B	1342	RTI	START	EXECUTING
FD83	1343	ODUTONAT	NEW DROGRAM GOI	
FD83			NEW PROGRAM COU	INTER. ALSO ARM THE
FD83		CPOINTS.	<b>V V</b>	DEGOVED DEBUINN ADDREGG
FD83 35 30 FD85 34 10	1346 GOADDR		Y,X	RECOVER RETURN ADDRESS
	1347		X	STORE RETURN BACK
FD87 26 19 FD89	1348 1240 * DEEM		GONDFT	IF NO CARRIAGE RETURN THEN NEW PC
		JLI PROGRA	M COUNTER, SO B	
		גיותם שתיגדר		
FD89	1350 * IMME			
FD89 FD89 17 01 B6	1350 * IMME 1351	LBSR	CBKLDR	SEARCH BREAKPOINTS
FD89 FD89 17 01 B6 FD8C AE 6C	1350 * IMME 1351 1352	LBSR LDX		SEARCH BREAKPOINTS LOAD PROGRAM COUNTER
FD89 FD89 17 01 B6 FD8C AE 6C FD8E 5A	1350 * IMME 1351 1352 1353 ARMBLP	LBSR LDX DECB	CBKLDR 12,S	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN
FD89 FD89 17 01 B6 FD8C AE 6C FD8E 5A FD8F 2B 16	1350 * IMME) 1351 1352 1353 ARMBLP 1354	LBSR LDX DECB BMI	CBKLDR 12,S ARMBK2	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE
FD89 FD89 17 01 B6 FD8C AE 6C FD8E 5A FD8F 2B 16 FD91 A6 30	1350 * IMME) 1351 1352 1353 ARMBLP 1354 1355	LBSR LDX DECB BMI LDA	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE
FD89 FD89 17 01 B6 FD8C AE 6C FD8E 5A FD8F 2B 16 FD91 A6 30 FD93 AC A1	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356	LBSR LDX DECB BMI LDA CMPX	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT
FD89 FD89 17 01 B6 FD8C AE 6C FD8E 5A FD8F 2B 16 FD91 A6 30 FD93 AC A1 FD95 26 F7	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357	LBSR LDX DECB BMI LDA CMPX BNE	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT
FD89 FD89 17 01 B6 FD8C AE 6C FD8E 5A FD8F 2B 16 FD91 A6 30 FD93 AC A1 FD95 26 F7 FD97 81 3F	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1356 1357 1358	LBSR LDX DECB BMI LDA CMPX BNE CMPA	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED
FD89 FD89 17 01 B6 FD8C AE 6C FD8E 5A FD8F 2B 16 FD91 A6 30 FD93 AC A1 FD95 26 F7 FD97 81 3F FD99 26 02	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG
FD89         FD8       17       01       B6         FD8C       AE       6C         FD8F       2B       16         FD91       A6       30         FD93       AC       A1         FD95       26       F7         FD97       81       3F         FD98       97       FB	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA	CBKLDR 12,S -NUMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT
FD89 FD89 17 01 B6 FD8C AE 6C FD8E 5A FD8F 2B 16 FD91 A6 30 FD93 AC A1 FD95 26 F7 FD97 81 3F FD97 81 3F FD99 26 02 FD9B 97 FB FD9D 0C 8F	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC	CBKLDR 12,S -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT
FD89 FD89 17 01 B6 FD8C AE 6C FD8E 5A FD8E 2B 16 FD91 A6 30 FD93 AC A1 FD95 26 F7 FD97 81 3F FD99 26 02 FD99 97 FB FD9D 0C 8F FD9F 16 01 06	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT
FD89 FD89 17 01 B6 FD8C AE 6C FD8E 5A FD8F 2B 16 FD91 A6 30 FD93 AC A1 FD95 26 F7 FD97 81 3F FD99 26 02 FD9B 97 FB FD9D 0C 8F FD9F 16 01 06 FDA2	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA:	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA IN NEW PRO	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS
FD89         FD8       17       01       B6         FD8C       AE       6C         FD8E       5A         FD8F       2B       16         FD91       A6       30         FD92       AC       A1         FD95       26       F7         FD97       81       3F         FD99       26       02         FD9B       97       FB         FD9D       0C       8F         FD9P       16       01       06         FDA2       17       00       BB	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA IN NEW PRO LBSR	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDNUM	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER
FD89       17       01       B6         FD82       AE       6C         FD8E       5A         FD8F       2B       16         FD91       A6       30         FD92       AC       A1         FD93       AC       A1         FD95       26       F7         FD97       81       3F         FD98       97       FB         FD99       C6       01       06         FD95       T0       00       BB         FDA2       17       00       BB	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA IN NEW PRO LBSR STD	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDNUM 12,S	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK
FD89       17       01       B6         FD82       AE       6C         FD8E       5A         FD8F       2B       16         FD91       A6       30         FD93       AC       A1         FD95       26       F7         FD97       81       3F         FD99       26       02         FD9B       97       FB         FD9D       0C       8F         FD9F       16       01       06         FDA2       17       00       BB         FDA5       ED       6C       FDA7	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365 1366 ARMBK2	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA IN NEW PRO LBSR STD LBSR	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDNUM 12,S CBKLDR	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE
FD89       17       01       B6         FD8C       AE       6C         FD8E       5A       6         FD8F       2B       16         FD91       A6       30         FD93       AC       A1         FD95       26       F7         FD97       81       3F         FD99       26       02         FD99       97       FB         FD90       0C       8F         FD91       16       01       06         FDA2       17       00       BB         FDA5       ED       6C       6C         FDA7       17       01       98         FDAA       00       FA       74	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365 1366 ARMBK2 1367	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA LBRA LBRA LBSR STD LBSR NEG	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDNUM 12,S	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE COMPLEMENT TO SHOW ARMED
FD89       17       01       B6         FD8C       AE       6C         FD8E       5A         FD8F       2B       16         FD91       A6       30         FD93       AC       A1         FD95       26       F7         FD97       81       3F         FD99       26       02         FD9B       97       FB         FD9D       0C       8F         FD9F       16       01       06         FDA2       17       00       BB         FDA5       ED       6C         FDA4       00       FA         FDA5       5A       00	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365 1366 ARMBK2 1367 1368 ARMLOP	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA INC LBRA STD LBSR NEG DECB	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDOT GRAM COUNTER CDNUM 12,S CBKLDR BKPTCT	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE COMPLEMENT TO SHOW ARMED ? DONE
FD89       17       01       B6         FD82       AE       6C         FD8E       5A         FD8F       2B       16         FD91       A6       30         FD92       AC       A1         FD95       26       F7         FD97       81       3F         FD99       26       02         FD98       97       FB         FD90       0C       8F         FD97       16       01       06         FDA2       17       00       BB         FDA5       ED       6C       FDA7         FDA4       00       FA       FDA2         FDA2       28       C9	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365 1366 ARMBK2 1367 1368 ARMLOP 1369	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA IN NEW PRO LBSR STD LBSR NEG DECB BMI	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDNUM 12,S CBKLDR BKPTCT CNVRTS	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE COMPLEMENT TO SHOW ARMED ? DONE RETURN WHEN DONE
FD89       17       01       B6         FD82       AE       6C         FD8E       5A         FD8F       2B       16         FD91       A6       30         FD92       AC       A1         FD95       26       F7         FD97       81       3F         FD99       26       02         FD9B       97       FB         FD9D       0C       8F         FD9D       02       8F         FD42       17       00       BB         FDA5       ED       6C         FDA7       17       01       98         FDAA       00       FA         FDAC       5A       FDAD         FDAD       2B       C9         FDAF       A6       B4	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365 1366 ARMBK2 1367 1368 ARMLOP 1369 1370	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA IN NEW PRO LBSR STD LBSR NEG DECB BMI LDA	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDOT GRAM COUNTER CDNUM 12,S CBKLDR BKPTCT CNVRTS [,Y]	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE COMPLEMENT TO SHOW ARMED ? DONE RETURN WHEN DONE LOAD OPCODE
FD89       17       01       B6         FD8C       AE       6C         FD8E       5A         FD8F       2B       16         FD9F       2B       16         FD91       A6       30         FD92       AC       A1         FD95       26       F7         FD97       81       3F         FD99       26       02         FD98       97       FB         FD9D       0C       8F         FD9D       0C       8F         FD42       17       00       B8         FDA5       ED       6C         FDA7       17       01       98         FDA4       00       FA         FDA5       ED       6C         FDA7       17       01       98         FDA2       5A       -         FDA4       00       FA         FDA5       EQ       C9         FDA5       A6       B4         FDA5       A6       B4         FDB1       A7       30	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365 1366 ARMBK2 1367 1368 ARMLOP 1369 1370 1371	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA IN NEW PRO LBSR STD LBSR NEG DECB BMI LDA STA	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDOT GRAM COUNTER CDNUM 12,S CBKLDR BKPTCT CNVRTS [,Y] -NUMBKP*2,Y	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE COMPLEMENT TO SHOW ARMED ? DONE RETURN WHEN DONE LOAD OPCODE STORE INTO OPCODE TABLE
FD89       17       01       B6         FD8C       AE       6C         FD8E       2B       16         FD8F       2B       16         FD91       A6       30         FD93       AC       A1         FD95       26       F7         FD97       81       3F         FD99       26       02         FD99       97       FB         FD90       0C       8F         FD91       16       01       06         FD42       17       00       B8         FDA2       17       01       98         FDA5       ED       6C         FDA7       17       01       98         FDA6       SA       -         FDA7       17       01       98         FDA2       SC       -         FDA4       00       FA         FDA5       B       C9         FDA7       A6       B4         FDA5       A6       B4         FDB1       A7       30         FDB3       86       3F	1350 * IMMEI 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA: 1364 GONDFT 1365 1366 ARMBK2 1367 1368 ARMLOP 1369 1370 1371 1372	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA INC LBSR STD LBSR NEG DECB BMI LDA STA LDA	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDOTUM 12,S CBKLDR BKPTCT CNVRTS [,Y] -NUMBKP*2,Y #\$3F	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE COMPLEMENT TO SHOW ARMED ? DONE RETURN WHEN DONE LOAD OPCODE STORE INTO OPCODE TABLE READY "SWI" OPCODE
FD89       17       01       B6         FD82       AE       6C         FD8E       5A         FD8F       2B       16         FD91       A6       30         FD93       AC       A1         FD95       26       F7         FD97       81       3F         FD99       26       02         FD99       97       FB         FD90       0C       8F         FD91       16       01       06         FDA2       17       00       B8         FDA5       ED       6C         FDA4       00       FA         FDA5       ED       6C         FDA6       SA       FDA1         FDA7       30       FDA3         FDA5       A6       3F         FDB1       A7       30         FDB3       86 <td>1350 * IMMEI 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365 1366 ARMBK2 1367 1368 ARMLOP 1369 1370 1371 1372 1373</td> <td>LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA INC LBRA STD LBSR NEG DECB BMI LDA STA LDA STA</td> <td>CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDOTM GRAM COUNTER CDNUM 12,S CBKLDR BKPTCT CNVRTS [,Y] -NUMBKP*2,Y #\$3F [,Y++]</td> <td>SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE COMPLEMENT TO SHOW ARMED ? DONE RETURN WHEN DONE LOAD OPCODE STORE INTO OPCODE TABLE READY "SWI" OPCODE STORE AND MOVE UP TABLE</td>	1350 * IMMEI 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365 1366 ARMBK2 1367 1368 ARMLOP 1369 1370 1371 1372 1373	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA INC LBRA STD LBSR NEG DECB BMI LDA STA LDA STA	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDOTM GRAM COUNTER CDNUM 12,S CBKLDR BKPTCT CNVRTS [,Y] -NUMBKP*2,Y #\$3F [,Y++]	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE COMPLEMENT TO SHOW ARMED ? DONE RETURN WHEN DONE LOAD OPCODE STORE INTO OPCODE TABLE READY "SWI" OPCODE STORE AND MOVE UP TABLE
FD89       17       01       B6         FD82       AE       6C         FD8E       5A         FD8F       2B       16         FD91       A6       30         FD93       AC       A1         FD95       26       F7         FD97       81       3F         FD99       26       02         FD99       97       FB         FD90       0C       8F         FD91       16       01       06         FD42       17       00       B8         FD45       E0       6C         FDA7       17       01       98         FDA5       E0       6C         FDA6       5A       FDA7         FDA7       17       01       98         FDA6       5A       FDA7         FDA7       2B       C9       FDA7         FDA7       30       36       3F         FDB1       A7 <td>1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365 1366 ARMBK2 1367 1368 ARMLOP 1369 1370 1371 1372 1373 1374</td> <td>LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA INC LBRA STD LBSR NEG DECB BMI LDA STA LDA STA</td> <td>CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDOTUM 12,S CBKLDR BKPTCT CNVRTS [,Y] -NUMBKP*2,Y #\$3F</td> <td>SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE COMPLEMENT TO SHOW ARMED ? DONE RETURN WHEN DONE LOAD OPCODE STORE INTO OPCODE TABLE READY "SWI" OPCODE</td>	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365 1366 ARMBK2 1367 1368 ARMLOP 1369 1370 1371 1372 1373 1374	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA INC LBRA STD LBSR NEG DECB BMI LDA STA LDA STA	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDOTUM 12,S CBKLDR BKPTCT CNVRTS [,Y] -NUMBKP*2,Y #\$3F	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE COMPLEMENT TO SHOW ARMED ? DONE RETURN WHEN DONE LOAD OPCODE STORE INTO OPCODE TABLE READY "SWI" OPCODE
FD89       17       01       B6         FD82       AE       6C         FD8E       5A         FD8F       2B       16         FD97       A6       30         FD93       AC       A1         FD95       26       F7         FD97       81       3F         FD99       26       02         FD99       97       FB         FD90       0C       8F         FD97       16       01       06         FDA2       17       00       BB         FDA5       ED       6C         FDA7       17       01       98         FDA6       00       FA         FDA7       28       C9         FDA7       30       ED         FDA5       63       3F         FDA6       84       FDB1         A7       30       ED         FDB3       66       3F         FDB5       A7       B1         FDB7       20       F3         FDB7       20       F3         FDB9       40       F3	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365 1366 ARMBK2 1367 1368 ARMLOP 1369 1370 1371 1372 1374 1375	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA IN NEW PRO LBSR STD LBSR NEG DECB BMI LDA STA LDA STA BRA	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDOT GRAM COUNTER CDNUM 12,S CBKLDR BKPTCT CNVRTS [,Y] -NUMBKP*2,Y #\$3F [,Y++] ARMLOP	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE COMPLEMENT TO SHOW ARMED ? DONE RETURN WHEN DONE LOAD OPCODE STORE INTO OPCODE TABLE READY "SWI" OPCODE STORE AND MOVE UP TABLE AND CONTINUE
FD89         FD82       AE       6C         FD8C       AE       6C         FD8E       5A         FD8F       2B       16         FD91       A6       30         FD92       AC       A1         FD95       26       F7         FD97       81       3F         FD99       26       02         FD9B       97       FB         FD9D       0C       8F         FD9F       16       01       06         FDA2       17       00       BB         FDA5       ED       6C       6C         FDA7       17       01       98         FDA5       ED       6C       62         FDA7       17       01       98         FDA5       ED       6C       70         FDA6       5A       70       70         FDA7       17       01       98         FDA4       00       FA       70A         FDB1       A7       30       70A         FDB3       86       3F       70A         FDB4       A7       81	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365 1366 ARMBK2 1367 1368 ARMLOP 1369 1370 1371 1372 1373 1374 1375 1376 ******	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA IN NEW PRO LBSR STD LBSR NEG DECB BMI LDA STA LDA STA BMI LDA STA BMI	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDOT GRAM COUNTER CDNUM 12,S CBKLDR BKPTCT CNVRTS [,Y] -NUMBKP*2,Y #\$3F [,Y++] ARMLOP ***CALL - CALL	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE COMPLEMENT TO SHOW ARMED ? DONE RETURN WHEN DONE LOAD OPCODE STORE INTO OPCODE TABLE READY "SWI" OPCODE STORE AND MOVE UP TABLE AND CONTINUE ADDRESS AS SUBROUTINE
FD89       17       01       B6         FD8C       AE       6C         FD8E       AE       6C         FD8E       2B       16         FD8F       2B       16         FD91       A6       30         FD93       AC       A1         FD95       26       F7         FD97       81       3F         FD99       97       FB         FD90       0C       8F         FD91       16       01       06         FD42       -       -         FD42       17       00       BB         FDA2       17       01       98         FDA2       17       01       98         FDA5       ED       6C         FDA7       17       01       98         FDA6       SA       -         FDA7       30       FA         FDB3       86       3F         FDB4       A7       30         FDB5       A7       B1         FDB9       -       FD89         FDB9       -       FD89         FDB9       -	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365 1366 ARMBK2 1367 1368 ARMLOP 1369 1370 1371 1372 1373 1374 1375 1376 ******	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA IN NEW PRO LBSR STD LBSR NEG DECB BMI LDA STA LDA STA LDA STA BRA	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDOT GRAM COUNTER CDNUM 12,S CBKLDR BKPTCT CNVRTS [,Y] -NUMBKP*2,Y #\$3F [,Y++] ARMLOP ***CALL - CALL GOADDR	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE COMPLEMENT TO SHOW ARMED ? DONE RETURN WHEN DONE LOAD OPCODE STORE INTO OPCODE TABLE READY "SWI" OPCODE STORE AND MOVE UP TABLE AND CONTINUE ADDRESS AS SUBROUTINE FETCH ADDRESS IF NEEDED
FD89       17       01       B6         FD82       AE       6C         FD8E       AE       6C         FD8F       2B       16         FD91       A6       30         FD93       AC       A1         FD95       26       F7         FD97       81       3F         FD99       26       02         FD99       97       FB         FD90       0C       8F         FD91       16       01       06         FD42       7       00       B8         FDA2       17       01       98         FDA2       17       01       98         FDA2       17       01       98         FDA2       17       01       98         FDA2       2B       C9       PDA5         FDA3       8C       3F       PDA5         FDA4       00       FA       FDA5         FDA5       A6       B4       FDB1         FDB4       A7       30       FDB5         FDB5       A7       B1       FDB7         FDB9       FDB9       FDB9<	1350 * IMMEI 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365 1366 ARMBK2 1367 1368 ARMLOP 1369 1370 1371 1372 1373 1374 1375 1376 ******	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA INC LBRA STD LBSR NEG DECB BMI LDA STA LDA STA LDA STA BRA	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDOT GRAM COUNTER CDNUM 12,S CBKLDR BKPTCT CNVRTS [,Y] -NUMBKP*2,Y #\$3F [,Y++] ARMLOP ***CALL - CALL GOADDR U,Y,X,DP,D,CC	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE COMPLEMENT TO SHOW ARMED ? DONE RETURN WHEN DONE LOAD OPCODE STORE INTO OPCODE TABLE READY "SWI" OPCODE STORE AND MOVE UP TABLE AND CONTINUE ADDRESS AS SUBROUTINE FETCH ADDRESS IF NEEDED RESTORE USERS REGISTERS
FD89       17       01       B6         FD8C       AE       6C         FD8E       AE       6C         FD8E       2B       16         FD8F       2B       16         FD91       A6       30         FD93       AC       A1         FD95       26       F7         FD97       81       3F         FD99       97       FB         FD90       0C       8F         FD91       16       01       06         FD42       -       -         FD42       17       00       BB         FDA2       17       01       98         FDA2       17       01       98         FDA5       ED       6C         FDA7       17       01       98         FDA6       SA       -         FDA7       30       FA         FDB3       86       3F         FDB4       A7       30         FDB5       A7       B1         FDB9       -       FD89         FDB9       -       FD89         FDB9       -	1350 * IMME 1351 1352 1353 ARMBLP 1354 1355 1356 1357 1358 1359 1360 1361 ARMNSW 1362 1363 * OBTA 1364 GONDFT 1365 1366 ARMBK2 1367 1368 ARMLOP 1369 1370 1371 1372 1373 1374 1375 1376 ******	LBSR LDX DECB BMI LDA CMPX BNE CMPA BNE STA INC LBRA INC LBRA IN NEW PRO LBSR STD LBSR NEG DECB BMI LDA STA LDA STA LDA STA BRA	CBKLDR 12,S ARMBK2 -NUMBKP*2,Y ,Y++ ARMBLP #\$3F ARMNSW SWIBFL MISFLG CDOT GRAM COUNTER CDOT GRAM COUNTER CDNUM 12,S CBKLDR BKPTCT CNVRTS [,Y] -NUMBKP*2,Y #\$3F [,Y++] ARMLOP ***CALL - CALL GOADDR	SEARCH BREAKPOINTS LOAD PROGRAM COUNTER COUNT DOWN DONE, NONE TO SINGLE TRACE PRE-FETCH OPCODE ? IS THIS A BREAKPOINT LOOP IF NOT ? SWI BREAKPOINTED NO, SKIP SETTING OF PASS FLAG SHOW UPCOMMING SWI NOT BRKPNT FLAG THRU A BREAKPOINT DO SINGLE TRACE W/O BREAKPOINTS OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN NEW PROGRAM COUNTER STORE INTO STACK OBTAIN TABLE COMPLEMENT TO SHOW ARMED ? DONE RETURN WHEN DONE LOAD OPCODE STORE INTO OPCODE TABLE READY "SWI" OPCODE STORE AND MOVE UP TABLE AND CONTINUE ADDRESS AS SUBROUTINE FETCH ADDRESS IF NEEDED

FDC0	0A	1381		FCB	BRKPT	FUNCTION
FDC1	20 FC	1382		BRA	CGOBRK	LOOP UNTIL USER CHANGES PC
FDC3		1383				
FDC3		1384	* * * * * * *	* * * * * * * *	*MEMORY - DISPLA	Y/CHANGE MEMORY
FDC3		1385			ADP ARE DIRECT E	
FDC3		1386			ANDLER FOR QUICK	
FDC3	17 00 9A	1387	CMEM		CDNUM	
				LBSR		OBTAIN ADDRESS
FDC6	DD 9E	1388	CMEMN	STD	ADDR	STORE DEFAULT
FDC8	9E 9E	1389	CMEM2	LDX	ADDR	LOAD POINTER
FDCA	17 FC 0C	1390		LBSR	ZOUT2H	SEND OUT HEX VALUE OF BYTE
FDCD	86 2D	1391		LDA	#'-'	LOAD DELIMITER
FDCF	3F	1392		SWI		SEND OUT
FDD0	01	1393		FCB	OUTCH	FUNCTION
FDD1	17 FF 0B	1394	CMEM4	LBSR	BLDNNB	OBTAIN NEW BYTE VALUE
FDD4	27 0A	1395		BEQ	CMENUM	BRANCH IF NUMBER
FDD6	2, 011	1396	* COMA	- SKIP B		
FDD6	81 2C	1397	COMA	CMPA		? COMMA
					#','	
FDD8	26 OE	1398		BNE	CMNOTC	BRANCH NOT
FDDA	9F 9E	1399		STX	ADDR	UPDATE POINTER
FDDC	30 01	1400		LEAX	1,X	TO NEXT BYTE
FDDE	20 F1	1401		BRA	CMEM4	AND INPUT IT
FDE0	D6 9C	1402	CMENUM	LDB	NUMBER+1	LOAD LOW BYTE VALUE
FDE2	8D 47	1403		BSR	MUPDAT	GO OVERLAY MEMORY BYTE
FDE4	81 2C	1404		CMPA	#','	? CONTINUE WITH NO DISPLAY
FDE6	27 E9	1405		BEQ	CMEM4	BRANCH YES
FDE0 FDE8	27 E9		*			BRANCH TES
	01 07	1406		D STRING		A ANAMED AND ING
FDE8	81 27	1407	CMNOTC	CMPA	#\$27	? QUOTED STRING
FDEA	26 OC	1408		BNE	CMNOTQ	BRANCH NO
FDEC	8D 8B	1409	CMESTR	BSR	READ	OBTAIN NEXT CHARACTER
FDEE	81 27	1410		CMPA	#\$27	? END OF QUOTED STRING
FDF0	27 OC	1411		BEQ	CMSPCE	YES, QUIT STRING MODE
FDF2	1F 89	1412		TFR	A,B	TO B FOR SUBROUTINE
FDF4	8D 35	1413		BSR	MUPDAT	GO UPDATE BYTE
FDF6	20 F4	1414		BRA	CMESTR	GET NEXT CHARACTER
FDF8	20 14		* DTANK			GEI NEXI CHARACIER
	01 00	1415		- NEXT		
FDF8	81 20	1416	CMNOTQ	CMPA	#\$20	? BLANK FOR NEXT BYTE
FDFA	26 06	1417		BNE	CMNOTB	BRANCH NOT
FDFC	9F 9E	1418		STX	ADDR	UPDATE POINTER
FDFE	3F	1419	CMSPCE	SWI		GIVE SPACE
FDFF	07	1420		FCB	SPACE	FUNCTION
FEOO	20 C6	1421		BRA	CMEM2	NOW PROMPT FOR NEXT
FE02		1422	* LINE		EXT BYTE WITH AD	
FE02	81 0A	1423	CMNOTB	CMPA	#LF	? LINE FEED FOR NEXT BYTE
FE04	26 08	1424	CINCID	BNE	CMNOTL	BRANCH NO
FE06	86 OD	1425		LDA	#CR	GIVE CARRIAGE RETURN
FE08	3F	1426		SWI		TO CONSOLE
FE09	01	1427		FCB	OUTCH	HANDLER
FEOA	9F 9E	1428		STX	ADDR	STORE NEXT ADDRESS
FEOC	20 OA	1429		BRA	CMPADP	BRANCH TO SHOW
FEOE		1430	* UP AR	ROW - PR	EVIOUS BYTE AND .	ADDRESS
FEOE	81 5E	1431	CMNOTL	CMPA	# ' ^ '	? UP ARROW FOR PREVIOUS BYTE
FE10	26 0A	1432		BNE	CMNOTU	BRANCH NOT
FE12	30 1E	1433		LEAX	-2,X	DOWN TO PREVIOUS BYTE
FE12 FE14	9F 9E	1434		STX	ADDR	STORE NEW POINTER
			ave a ba		ADDR	
FE16	3F	1435	CMPADS			FORCE NEW LINE
FE17	06	1436		FCB	PCRLF	FUNCTION
FE18	8D 07	1437	CMPADP	BSR	PRTADR	GO PRINT ITS VALUE
FE1A	20 AC	1438		BRA	CMEM2	THEN PROMPT FOR INPUT
FE1C		1439	* SLASH	- NEXT	BYTE WITH ADDRES	S
FE1C	81 2F	1440	CMNOTU	CMPA	#'/'	? SLASH FOR CURRENT DISPLAY
FE1E	27 F6	1441		BEQ	CMPADS	YES, SEND ADDRESS
FE20	39	1442		RTS		RETURN FROM COMMAND
FE20 FE21	52	1443				REFORM FROM COMPAND
			* דיז		ADDRECC	
FE21	07 07	1444			ADDRESS	
FE21	9E 9E	1445	PRTADR		ADDR	LOAD POINTER VALUE
FE23	34 10	1446		PSHS	Х	SAVE X ON STACK
FE25	30 E4	1447		LEAX	, S	POINT TO IT FOR DISPLAY
FE27	3F	1448		SWI		DISPLAY POINTER IN HEX

FE28	05	1449 1450		FCB	OUT4HS	FUNCTION
FE29	35 90	1450		PULS	PC,X	RECOVER POINTER AND RETURN
FE2B		1451				
FE2B		1452	* UPDAT	E BYTE		
FE2B	9E 9E	1453	MUPDAT	LDX	ADDR	LOAD NEXT BYTE POINTER
	E7 80	1454		STB	, X+	STORE AND INCREMENT X
	E1 1F	1455		CMPB		? SUCCESFULL STORE
FE31		1456		BNE	MUPBAD	BRANCH FOR '?' IF NOT
	9F 9E	1457		STX		STORE NEW POINTER VALUE
FE35		1458		RTS	12211	BACK TO CALLER
	34 02		MUPBAD	DGHG	Δ	SAVE A REGISTER
	86 3F	1460	-	LDA	A #'?'	SHOW INVALID
	3F	1461		SWI	11 ·	SEND OUT
FE3B		1462		FCB	OUTCH	FUNCTION
	35 82	1462 1463		PULS		RETURN TO CALLER
FE3E	35 82	1464		POLD	PC,A	REIORN IO CALLER
FE3E				*******	****	SET WINDOW VALUE
	8D 20					
						OBTAIN WINDOW VALUE
	DD A0	1467		STD	WINDOW	STORE IT IN
FE42	39	1468		RTS		END COMMAND
FE43		1469	ale ale ale ale ale ale ale			
FE43	05.15					GH SPEED DISPLAY MEMORY
	8D 1B		CDISP		CDNUM	FETCH ADDRESS
	C4 F0	1472		ANDB	#\$F0	FORCE TO 16 BOUNDRY
	1F 02	1473		TFR	D,Y	SAVE IN Y
	30 2F	1474		LEAX	15,Y	DEFAULT LENGTH
	25 04	1475		LEAX BCS	CDISPS	BRANCH IF END OF INPUT OBTAIN COUNT ASSUME COUNT, COMPUTE END ADDR SETUP PARAMETERS FOR HSDATA
	8D 11	1476		BSR	CDNUM	OBTAIN COUNT
	30 AB	1477	CDISPS	LEAX	D,Y	ASSUME COUNT, COMPUTE END ADDR
	34 30		CDISPS		Y,X	SETUP PARAMETERS FOR HSDATA
	10 A3 62	1479		CMPD	2,S	? WAS IT COUNT
FE56	23 02	1480		BLS	CDCNT	BRANCH YES
FE58	ED E4	1481		STD	,S	STORE HIGH ADDRESS
	AD 9D E1 84	1482	CDCNT	TOD		PCR] CALL PRINT ROUTINE
FLSA		102	CDCNI	USR	[VECIADT. HODIA,	CALL ININI ROOTINE
	35 E0	1483	CDCIVI	JSR PULS	PC,U,Y	CLEAN STACK AND END COMMAND
		1483 1484	CDCNI	PULS	PC,U,Y	
FE5E		1484 1485	* OBTAI	N NUMBEF	ABORT IF NONE	CLEAN STACK AND END COMMAND
FE5E FE60		1484 1485	* OBTAI	N NUMBEF	ABORT IF NONE	CLEAN STACK AND END COMMAND
FE5E FE60 FE60		1484 1485 1486	* OBTAI * ONLY	N NUMBEF DELIMITE	R - ABORT IF NONE RS OF CR, BLANK	CLEAN STACK AND END COMMAND
FE5E FE60 FE60 FE60		1484 1485 1486	* OBTAI * ONLY * OUTPU	N NUMBEF DELIMITE	R - ABORT IF NONE RS OF CR, BLANK	CLEAN STACK AND END COMMAND E , OR '/' ARE ACCEPTED
FE5E FE60 FE60 FE60 FE60 FE60		1484 1485 1486 1487 1488	* OBTAI * ONLY * OUTPU	N NUMBEF DELIMITE	R - ABORT IF NONE RS OF CR, BLANK	CLEAN STACK AND END COMMAND E , OR '/' ARE ACCEPTED IAGE RETURN DELMITER,
FE5E FE60 FE60 FE60 FE60 FE60 FE60	35 EO	1484 1485 1486 1487 1488	* OBTAI * ONLY * OUTPU * CDNUM	N NUMBER DELIMITE T: D=VAI	R - ABORT IF NONH RRS OF CR, BLANK JUE, C=1 IF CARRI	CLEAN STACK AND END COMMAND E , OR '/' ARE ACCEPTED IAGE RETURN DELMITER, ELSE C=0
FE5E FE60 FE60 FE60 FE60 FE60 FE63	35 E0 17 FE 7E	1484 1485 1486 1487 1488 1489 1490 1491	* OBTAI * ONLY * OUTPU * CDNUM	N NUMBER DELIMITE T: D=VAI LBSR	R - ABORT IF NONH RS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/'	CLEAN STACK AND END COMMAND , OR '/' ARE ACCEPTED IAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER
FE5E FE60 FE60 FE60 FE60 FE60 FE63 FE65	35 E0 17 FE 7E 26 09	1484 1485 1486 1487 1488 1489 1490 1491	* OBTAI * ONLY * OUTPU * CDNUM	N NUMBEF DELIMITE T: D=VAI LBSR BNE	R - ABORT IF NONH RS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/'	CLEAN STACK AND END COMMAND , OR '/' ARE ACCEPTED IAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID
FE5E FE60 FE60 FE60 FE60 FE63 FE65 FE67	35 E0 17 FE 7E 26 09 81 2F	1484 1485 1486 1487 1488 1489 1490 1491 1492	* OBTAI * ONLY * OUTPU * CDNUM	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA	R - ABORT IF NONH RS OF CR, BLANK JUE, C=1 IF CARRI BLDNUM CDBADN	CLEAN STACK AND END COMMAND , OR '/' ARE ACCEPTED IAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER
FE5E FE60 FE60 FE60 FE60 FE63 FE65 FE67 FE69	35 E0 17 FE 7E 26 09 81 2F 22 05	1484 1485 1486 1487 1488 1489 1490 1491 1492 1492 1493	* OBTAI * ONLY * OUTPU * CDNUM	N NUMBEF DELIMITF T: D=VAI LBSR BNE CMPA BHI CMPA	R - ABORT IF NONH RS OF CR, BLANK JUE, C=1 IF CARR BLDNUM CDBADN #'/' CDBADN #CR+1	CLEAN STACK AND END COMMAND E , OR '/' ARE ACCEPTED LAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET
FE5E FE60 FE60 FE60 FE60 FE63 FE65 FE65 FE65 FE65	35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E	1484 1485 1486 1487 1488 1489 1490 1491 1492 1492 1493	* OBTAI * ONLY * OUTPU * CDNUM	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA BHI	R - ABORT IF NONH RS OF CR, BLANK JUE, C=1 IF CARR BLDNUM CDBADN #'/' CDBADN #CR+1	CLEAN STACK AND END COMMAND E , OR '/' ARE ACCEPTED LAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR
FE5E FE60 FE60 FE60 FE60 FE63 FE65 FE65 FE65 FE65 FE65 FE65	35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495	* OBTAI * ONLY * OUTPU * CDNUM	N NUMBEF DELIMITE T: D=VAI BSR CMPA BHI CMPA BHI CMPA LDD RTS	R - ABORT IF NONH RS OF CR, BLANK JUE, C=1 IF CARR BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER	CLEAN STACK AND END COMMAND , OR '/' ARE ACCEPTED IAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE
FE5E FE60 FE60 FE60 FE60 FE63 FE65 FE65 FE65 FE69 FE68 FE60 FE66	35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496	* OBTAI * ONLY * OUTPU * CDNUM	N NUMBEF DELIMITE T: D=VAI BSR CMPA BHI CMPA BHI CMPA LDD RTS	R - ABORT IF NONH RS OF CR, BLANK JUE, C=1 IF CARR BLDNUM CDBADN #'/' CDBADN #CR+1	CLEAN STACK AND END COMMAND , OR '/' ARE ACCEPTED IAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER
FE5E FE60 FE60 FE60 FE60 FE63 FE65 FE65 FE65 FE65 FE68 FE68 FE68 FE62 FE62	35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497	* OBTAI * ONLY * OUTPU * CDNUM	N NUMBEF DELIMITF T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA	R - ABORT IF NONH RS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD	CLEAN STACK AND END COMMAND , OR '/' ARE ACCEPTED IAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN TO ERROR MECHANISM
FE5E FE60 FE60 FE60 FE60 FE63 FE65 FE65 FE65 FE69 FE68 FE60 FE62 FE71 FE71	35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498	* OBTAI * ONLY * OUTPU * CDNUM	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA	R - ABORT IF NONH RS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD	CLEAN STACK AND END COMMAND , OR '/' ARE ACCEPTED IAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE
FE5E FE60 FE60 FE60 FE60 FE63 FE65 FE65 FE67 FE68 FE60 FE66 FE67 FE67 FE67 FE67 FE67 FE71 FE71	35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ********	<pre>2 - ABORT IF NONH ERS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM</pre>	CLEAN STACK AND END COMMAND , OR '/' ARE ACCEPTED IAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS
FE5E FE60 FE60 FE60 FE63 FE63 FE65 FE67 FE69 FE66 FE66 FE66 FE71 FE71 FE71 FE71 FE73	35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED 1F 02	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ******** BSR TFR	<pre>2 - ABORT IF NONH CRS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y</pre>	CLEAN STACK AND END COMMAND , OR '/' ARE ACCEPTED IAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y
FE5E FE60 FE60 FE60 FE60 FE63 FE65 FE65 FE65 FE69 FE68 FE60 FE68 FE71 FE71 FE71 FE73 FE75	35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED 1F 02 8D E9	1484 1485 1486 1487 1488 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ******** BSR TFR BSR	<pre>2 - ABORT IF NONH GRS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y CDNUM</pre>	CLEAN STACK AND END COMMAND CLEAN STACK AND END COMMAND AGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS
FE5E FE60 FE60 FE60 FE63 FE65 FE65 FE65 FE65 FE67 FE68 FE60 FE68 FE71 FE71 FE71 FE73 FE75 FE77	35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED 1F 02 8D E9 6F E2	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ********* BSR TFR BSR CLR	<pre>2 - ABORT IF NONH IRS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y CDNUM ,-S</pre>	CLEAN STACK AND END COMMAND CLEAN STACK AND END COMMAND AGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE
FE5E FE60 FE60 FE60 FE63 FE65 FE65 FE65 FE67 FE68 FE68 FE68 FE671 FE71 FE71 FE71 FE73 FE77 FE77 FE77	<pre>35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED 1F 02 8D E9 6F E2 34 26</pre>	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH	N NUMBEF DELIMITF T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ******** BSR TFR BSR CLR PSHS	<pre>2 - ABORT IF NONH IRS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y CDNUM ,-S Y,D</pre>	CLEAN STACK AND END COMMAND CLEAN STACK AND END COMMAND AGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE STORE VALUES ON STACK
FE5E FE60 FE60 FE60 FE60 FE63 FE65 FE67 FE67 FE67 FE71 FE71 FE71 FE73 FE77 FE77 FE77 FE77 FE77 FE77	<pre>35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED 1F 02 8D E9 6F E2 34 26 AD 9D E1 65</pre>	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ******** BSR TFR BSR CLR PSHS JSR	<pre>2 - ABORT IF NONH IRS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y CDNUM ,-S Y,D [VECTAB+.BSON,H</pre>	CLEAN STACK AND END COMMAND CLEAN STACK AND END COMMAND S , OR '/' ARE ACCEPTED LAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE STORE VALUES ON STACK PCR] INITIALIZE HANDLER
FE5E FE60 FE60 FE60 FE63 FE63 FE65 FE67 FE67 FE67 FE71 FE71 FE71 FE71 FE77 FE7 FE77	35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED 1F 02 8D E9 6F E2 34 26 AD 9D E1 65 AD 9D E1 63	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ********* BSR TFR BSR CLR PSHS JSR JSR	<pre>2 - ABORT IF NONH RS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y CDNUM ,-S Y,D [VECTAB+.BSON,H [VECTAB+.BSDTA]</pre>	CLEAN STACK AND END COMMAND , OR '/' ARE ACCEPTED IAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE STORE VALUES ON STACK PCR] PERFORM FUNCTION
FE5E FE60 FE60 FE60 FE63 FE63 FE65 FE67 FE67 FE67 FE71 FE71 FE71 FE71 FE77	<pre>35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED 1F 02 8D E9 6F E2 34 26 AD 9D E1 65 AD 9D E1 63 34 01</pre>	1484 1485 1486 1487 1488 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA HI CMPA LDD RTS LBRA ******** BSR TFR BSR CLR PSHS JSR PSHS	<pre>2 - ABORT IF NONH CRS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y CDNUM D,Y CDNUM ,-S Y,D [VECTAB+.BSDTA, CC</pre>	CLEAN STACK AND END COMMAND CLEAN STACK AND END COMMAND G , OR '/' ARE ACCEPTED LAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE STORE VALUES ON STACK PCR] PERFORM FUNCTION SAVE RETURN CODE
FE5E FE60 FE60 FE60 FE60 FE63 FE65 FE65 FE67 FE67 FE71 FE71 FE71 FE77 FE77 FE77 FE77 FE78 FE77 FE77 FE78 FE78 FE78 FE78 FE78 FE78 FE83 FE85	<pre>35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED 1F 02 8D E9 6F E2 34 26 AD 9D E1 65 AD 9D E1 63 34 01 AD 9D E1 5F</pre>	1484 1485 1486 1487 1488 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ******** BSR TFR BSR CLR PSHS JSR PSHS JSR	<pre>2 - ABORT IF NONH CRS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y CDNUM ,-S Y,D [VECTAB+.BSDTA, CC [VECTAB+.BSOFF]</pre>	CLEAN STACK AND END COMMAND CLEAN STACK AND END COMMAND G OR '/' ARE ACCEPTED LAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE STORE VALUES ON STACK PCR] INITIALIZE HANDLER ,PCR] TURN OFF HANDLER
FE5E FE60 FE60 FE60 FE63 FE65 FE65 FE67 FE67 FE71 FE71 FE71 FE73 FE77 FE77 FE78 FE77 FE78 FE77 FE78 FE77 FE78 FE77 FE78 FE77 FE78 FE77 FE78 FE77 FE78 FE77 FE78 FE77 FE78 FE77 FE78 FE77 FE78 FE77 FE78 FE77 FE78 FE77 FE77 FE77 FE77 FE77 FE77 FE77 FE77 FE77 FE78 FE77 FE78 FE77 FE77 FE77 FE77 FE77 FE77 FE77 FE77 FE77 FE78 FE77 FE78 FE88 FE88 FE88	<pre>35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED 1F 02 8D E9 6F E2 34 26 AD 9D E1 65 AD 9D E1 63 34 01 AD 9D E1 5F 35 01</pre>	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ********* BSR TFR BSR CLR PSHS JSR PSHS JSR PSHS JSR PULS	<pre>2 - ABORT IF NONH RS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y CDNUM ,-S Y,D [VECTAB+.BSOTA, CC [VECTAB+.BSOFF, CC</pre>	CLEAN STACK AND END COMMAND CLEAN STACK AND END COMMAND G OR '/' ARE ACCEPTED LAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE STORE VALUES ON STACK PCR] PERFORM FUNCTION SAVE RETURN CODE ,PCR] TURN OFF HANDLER OBTAIN CONDITION CODE SAVED
FE5E FE60 FE60 FE60 FE63 FE65 FE67 FE67 FE67 FE671 FE71 FE71 FE771 FE775 FE775 FE778 FE778 FE778 FE778 FE783 FE783 FE885 FE889 FE888	<pre>35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED 1F 02 8D E9 6F E2 34 26 AD 9D E1 65 AD 9D E1 63 34 01 AD 9D E1 5F 35 01 26 E1</pre>	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ********* BSR TFR BSR CLR PSHS JSR PSHS JSR PSHS JSR PSHS JSR PULS BNE	<pre>2 - ABORT IF NONH IRS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y CDNUM ,-S Y,D [VECTAB+.BSOTA, CC [VECTAB+.BSOFF, CC CC CDBADN</pre>	CLEAN STACK AND END COMMAND CLEAN STACK AND END COMMAND S , OR '/' ARE ACCEPTED LAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE STORE VALUES ON STACK PCR] PERFORM FUNCTION SAVE RETURN CODE ,PCR] TURN OFF HANDLER OBTAIN CONDITION CODE SAVED BRANCH IF ERROR
FE5E FE60 FE60 FE60 FE63 FE63 FE67 FE67 FE67 FE71 FE71 FE71 FE77 FE77 FE77 FE77 FE77 FE778 FE778 FE778 FE83 FE889 FE88B FE88	<pre>35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED 1F 02 8D E9 6F E2 34 26 AD 9D E1 65 AD 9D E1 63 34 01 AD 9D E1 5F 35 01</pre>	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ********* BSR TFR BSR CLR PSHS JSR PSHS JSR PSHS JSR PULS	<pre>2 - ABORT IF NONH IRS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y CDNUM ,-S Y,D [VECTAB+.BSOTA, CC [VECTAB+.BSOFF, CC CC CDBADN</pre>	CLEAN STACK AND END COMMAND CLEAN STACK AND END COMMAND G OR '/' ARE ACCEPTED LAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE STORE VALUES ON STACK PCR] PERFORM FUNCTION SAVE RETURN CODE ,PCR] TURN OFF HANDLER OBTAIN CONDITION CODE SAVED
FE5E FE60 FE60 FE60 FE63 FE65 FE67 FE67 FE67 FE67 FE77 FE773 FE773 FE773 FE779 FE779 FE779 FE779 FE779 FE779 FE779 FE779 FE779 FE779 FE783 FE885 FE889B FE887 FE877 FE	<pre>35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED 1F 02 8D E9 6F E2 34 26 AD 9D E1 65 AD 9D E1 63 34 01 AD 9D E1 5F 35 01 26 E1</pre>	1484 1485 1486 1487 1488 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH CCALBS	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA HI CMPA LDD RTS LBRA ********* BSR CLR PSHS JSR PSHS JSR PSHS JSR PULS BNE PULS	2 - ABORT IF NONH CRS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y CDNUM D,Y CDNUM ,-S Y,D [VECTAB+.BSOTA, CC [VECTAB+.BSOFF, CC CDBADN PC,Y,X,A	CLEAN STACK AND END COMMAND CLEAN STACK AND END COMMAND AGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE STORE VALUES ON STACK PCR] PERFORM FUNCTION SAVE RETURN CODE ,PCR] TURN OFF HANDLER OBTAIN CONDITION CODE SAVED BRANCH IF ERROR RETURN FROM COMMAND
FE5E FE60 FE60 FE60 FE60 FE63 FE65 FE67 FE67 FE67 FE771 FE771 FE771 FE773 FE773 FE773 FE775 FE755 FE885 FE885 FE885 FE885 FE885 FE885	35       E0         17       FE       7E         26       09         81       2F         22       05         81       0E         DC       9B         39       16         FA       EB         8D       ED         1F       02         8D       E9         6F       E2         34       26         AD       9D       E1         63       34       01         AD       9D       E1       5F         35       01       26       E1         35       B2	1484 1485 1486 1487 1488 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH CCALBS	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ************************************	<pre>2 - ABORT IF NONH ERS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y CDNUM ,-S Y,D [VECTAB+.BSOTA, CC [VECTAB+.BSOFF, CC CDBADN PC,Y,X,A ***LOAD - LOAD MH</pre>	CLEAN STACK AND END COMMAND CLEAN STACK AND END COMMAND AGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE STORE VALUES ON STACK PCR] PERFORM FUNCTION SAVE RETURN CODE ,PCR] TURN OFF HANDLER OBTAIN CONDITION CODE SAVED BRANCH IF ERROR RETURN FROM COMMAND EMORY FROM S1-S9 FORMAT
FE5E FE60 FE60 FE60 FE60 FE63 FE65 FE67 FE67 FE77 FE83 FE85 FE88 FE8 FE88	<pre>35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED 1F 02 8D E9 6F E2 34 26 AD 9D E1 65 AD 9D E1 65 AD 9D E1 63 34 01 AD 9D E1 5F 35 01 26 E1 35 B2</pre>	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH CCALBS	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ********* BSR CLR PSHS JSR PSHS JSR PSHS JSR PULS BNE PULS *********	<pre>2 - ABORT IF NONH RS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM ,-S Y,D [VECTAB+.BSOTA, CC [VECTAB+.BSOTA, CC CDBADN PC,Y,X,A ***LOAD - LOAD MH CLVOFS</pre>	CLEAN STACK AND END COMMAND CLEAN STACK AND END COMMAND AGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE STORE VALUES ON STACK PCR] INITIALIZE HANDLER ,PCR] PERFORM FUNCTION SAVE RETURN CODE ,PCR] TURN OFF HANDLER OBTAIN CONDITION CODE SAVED BRANCH IF ERROR RETURN FROM COMMAND EMORY FROM S1-S9 FORMAT CALL SETUP AND PASS CODE
FE5E FE60 FE60 FE60 FE60 FE63 FE67 FE67 FE67 FE77 FE83 FE85 FE87 FE87 FE87 FE87 FE87 FE87 FE87 FE87 FE87 FE87 FE87 FE77 FE77 FE77 FE77 FE77 FE77 FE77 FE77 FE77 FE77 FE77 FE77 FE77 FE83 FE88 FE88 FE88 FE88 FE88 FE88 FE87	<pre>35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED 1F 02 8D E9 6F E2 34 26 AD 9D E1 65 AD 9D E1 65 AD 9D E1 63 34 01 AD 9D E1 5F 35 01 26 E1 35 B2</pre>	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH CCALBS	N NUMBER DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ************************************	<pre>2 - ABORT IF NONH ERS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y CDNUM ,-S Y,D [VECTAB+.BSOTA, CC [VECTAB+.BSOFF, CC CDBADN PC,Y,X,A ***LOAD - LOAD MH</pre>	CLEAN STACK AND END COMMAND CLEAN STACK AND END COMMAND AGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE STORE VALUES ON STACK PCR] PERFORM FUNCTION SAVE RETURN CODE ,PCR] TURN OFF HANDLER OBTAIN CONDITION CODE SAVED BRANCH IF ERROR RETURN FROM COMMAND EMORY FROM S1-S9 FORMAT
FE5E FE60 FE60 FE60 FE60 FE63 FE67 FE67 FE67 FE67 FE71 FE771 FE773 FE775 FE779 FE779 FE779 FE779 FE779 FE779 FE779 FE783 FE885 FE887 FE887 FE887 FE887 FE887 FE887 FE887 FE872 FE877 FE9777 FE9777 FE9777 FE9777 FE97777 FE97777 FE977777 FE977777777777777777	35       E0         17       FE       7E         26       09         81       2F         22       05         81       0E         DC       9B         39       1         16       FA         8D       ED         1F       02         8D       E9         6F       E2         34       26         AD       9D       E1         65       AD         9D       E1       63         34       01         AD       9D       E1         35       B2	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH CCALBS	N NUMBER DELIMITE DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ************************************	<pre>&amp; - ABORT IF NONH IRS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y CDNUM ,-S Y,D [VECTAB+.BSOTA, CC [VECTAB+.BSOFF, CC CDBADN PC,Y,X,A ***LOAD - LOAD MH CLVOFS 1</pre>	CLEAN STACK AND END COMMAND , OR '/' ARE ACCEPTED LAGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE STORE VALUES ON STACK PCR] PERFORM FUNCTION SAVE RETURN CODE ,PCR] TURN OFF HANDLER OBTAIN CONDITION CODE SAVED BRANCH IF ERROR RETURN FROM COMMAND EMORY FROM S1-S9 FORMAT CALL SETUP AND PASS CODE LOAD FUNCTION CODE FOR PACKET
FE5E FE60 FE60 FE60 FE60 FE63 FE67 FE67 FE67 FE67 FE71 FE771 FE773 FE775 FE779 FE779 FE779 FE779 FE779 FE779 FE779 FE783 FE885 FE887 FE887 FE887 FE887 FE887 FE887 FE887 FE872 FE877 FE9777 FE9777 FE9777 FE9777 FE97777 FE97777 FE977777 FE977777777777777777	<pre>35 E0 17 FE 7E 26 09 81 2F 22 05 81 0E DC 9B 39 16 FA EB 8D ED 1F 02 8D E9 6F E2 34 26 AD 9D E1 65 AD 9D E1 65 AD 9D E1 63 34 01 AD 9D E1 5F 35 01 26 E1 35 B2</pre>	1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515	* OBTAI * ONLY * OUTPU * CDNUM CDBADN ******* CPUNCH CCALBS	N NUMBER DELIMITE DELIMITE T: D=VAI LBSR BNE CMPA BHI CMPA LDD RTS LBRA ************************************	<pre>&amp; - ABORT IF NONH IRS OF CR, BLANK, JUE, C=1 IF CARRI BLDNUM CDBADN #'/' CDBADN #CR+1 NUMBER CMDBAD ***PUNCH - PUNCH CDNUM D,Y CDNUM ,-S Y,D [VECTAB+.BSOTA, CC [VECTAB+.BSOFF, CC CDBADN PC,Y,X,A ***LOAD - LOAD MH CLVOFS 1</pre>	CLEAN STACK AND END COMMAND CLEAN STACK AND END COMMAND AGE RETURN DELMITER, ELSE C=0 OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER RETURN WITH COMPARE RETURN WITH COMPARE RETURN TO ERROR MECHANISM MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE STORE VALUES ON STACK PCR] INITIALIZE HANDLER ,PCR] PERFORM FUNCTION SAVE RETURN CODE ,PCR] TURN OFF HANDLER OBTAIN CONDITION CODE SAVED BRANCH IF ERROR RETURN FROM COMMAND EMORY FROM S1-S9 FORMAT CALL SETUP AND PASS CODE

<b>FFQ</b> 4	33 D4	1517		ד. דאדו	[ 11 ]	NOT CHANGING CC AND RESTORE S
					[,U]	NOT CHANGING CC AND RESTORE 5
	27 03	1518		BEQ	CLVDFT	BRANCH IF CARRIAGE RETURN NEXT OBTAIN OFFSET
FE98	8D C6	1519		BSR	CDNUM	OBTAIN OFFSET
FE9A	8C	1520		FCB		SKIP DEFAULT OFFSET
	4F		CLVDET			CREATE ZERO OFFSET
	5F	1521	CLVDFT	CLICI		
		1522		CLRB		AS DEFAULT
FE9D	34 4E	1523 1524		PSHS	U,DP,D	SETUP CODE, NULL WORD, OFFSET ENTER CALL TO BS ROUTINES
FE9F	20 DA	1524		BRA	CCALBS	ENTER CALL TO BS ROUTINES
FEA1		1525				
FEA1			* * * * * * *	*******	***VEDIEV _ COM	NEWORV WITH FILES
	05 55	1520	OT THE	DOD	VERIFI - COMP	PARE MEMORY WITH FILES COMPUTE OFFSET IF ANY
	8D EF		CVER			COMPUTE OFFSET IF ANY
FEA3	FF	1528		FCB	-1	VERIFY FNCTN CODE FOR PACKET
FEA4		1529				
FEA4		1530	* * * * * * *	******	****TRACE - TRAC	TR INSTRUCTIONS
FEA4					**** SINGLE	
	<u></u>					
	8d ba		CTRACE	BSR	CDNUM	OBTAIN TRACE COUNT
FEA6	DD 91	1533	CDOT	STD	TRACEC	STORE COUNT
FEA8	32 62	1534	CDOT	LEAS	2.5	RID COMMAND RETURN FROM STACK
	EE F8 0A	1535	CTRCE3	TDII	[10 c]	LOAD ODGODE TO EXECUTE
		1535	CIRCE3		[10,5]	LOAD OPCODE IO EXECUIE
FEAD	DF 99	1536		STU	LASTOP	STORE FOR TRACE INTERRUPT
FEAF	DE F6	1537		LDU	VECTAB+.PTM	LOAD PTM ADDRESS
FEB1	CC 07 01	1538		LDD	#\$0701	7.1 CYCLES DOWN+CYCLES UP
	ED 42	1539		STD		STORE COUNT STORE COUNT RID COMMAND RETURN FROM STACK LOAD OPCODE TO EXECUTE STORE FOR TRACE INTERRUPT LOAD PTM ADDRESS 7,1 CYCLES DOWN+CYCLES UP START NMI TIMEOUT FOR ONE INSTRUCTION
				DUT	FIMIMI-PIM,U	START NELL TIMEUUI
FEB6	3B	1540		RTI	RETURN	FOR ONE INSTRUCTION
FEB7		1541				
FEB7		1542	* * * * * * *	*****NU	ILLS - SET NEW	LINE AND CHAR PADDING OBTAIN NEW LINE PAD RESET VALUES
	8D A7	1543	CNULLS	BCD		OPTAIN NEW LINE DAD
		1544	СПОЦЦЗ	DBK		DEGET WILLING
	DD F2				VECTAB+.PAD	
FEBB	39	1545		RTS		END COMMAND
FEBC		1546				
FEBC			* * * * * * *	******	*** @	F STACK TRACE LEVEL
	07 05					
	27 05		CSTLEV	BEQ	STLDFT	TAKE DEFAULT
FEBE	8D A0	1549		BSR	CDNUM	OBTAIN NEW STACK LEVEL STORE NEW ENTRY
FEC0	DD F8	1550		STD	SLEVEL	STORE NEW ENTRY
FEC2		1551		RTS		TO COMMAND HANDLER
		1551		TEAN	14 0	CONDUME NUL CONDUDE
					14.5	COMPUTE NMI COMPARE
	30 6E	1997	SILDFI	LIGAN	11/0	
	30 6E 9F F8	1552	SILDFI	STX	SLEVEL	AND STORE IT
	9F F8	1552 1553 1554	SILDFI	STX RTS	14,S SLEVEL	TO COMMAND HANDLER COMPUTE NMI COMPARE AND STORE IT END COMMAND
FEC5 FEC7	9F F8	1554	SILUFI	STX RTS	SLEVEL	
FEC5 FEC7 FEC8	9F F8	1554 1555		RTS		END COMMAND
FEC5 FEC7 FEC8 FEC8	9F F8	1554 1555 1556	* * * * * * *	RTS *******	***OFFSET - COM	END COMMAND PUTE SHORT AND LONG
FEC5 FEC7 FEC8 FEC8 FEC8	9F F8 39	1554 1555 1556 1557	* * * * * * * *	RTS ********	***OFFSET - COME	END COMMAND PUTE SHORT AND LONG
FEC5 FEC7 FEC8 FEC8 FEC8	9F F8	1554 1555 1556 1557	* * * * * * *	RTS ********	***OFFSET - COME **** CDNUM	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS
FEC5 FEC7 FEC8 FEC8 FEC8	9F F8 39 8D 96	1554 1555 1556 1557 1558	* * * * * * * *	RTS ******** ******** BSR	***OFFSET - COME *** CDNUM	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FEC8	9F F8 39 8D 96 1F 01	1554 1555 1556 1557 1558 1559	* * * * * * * *	RTS ******** BSR TFR	***OFFSET - COME *** CDNUM	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FECA FECA	9F F8 39 8D 96	1554 1555 1556 1557 1558 1559 1560	****** ****** COFFS	RTS ******** BSR TFR BSR	***OFFSET - COME *** CDNUM D,X CDNUM	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FECA FECC FECE	9F F8 39 8D 96 1F 01 8D 92	1554 1555 1556 1557 1558 1559 1560 1561	****** ****** COFFS	RTS ******** BSR TFR BSR INSTRUCT	****OFFSET - COME **** CDNUM D,X CDNUM ION, X=FROM INST	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FRUCTION OFFSET BYTE(S)
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FECA FECC FECE FECE	9F F8 39 8D 96 1F 01 8D 92 30 01	1554 1555 1556 1557 1558 1559 1560 1561 1562	****** ****** COFFS	RTS ******** BSR TFR BSR INSTRUCT LEAX	CDNUM CDNUM D,X CDNUM CDNUM CON, X=FROM INST 1,X	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FECA FECC FECE FECE	9F F8 39 8D 96 1F 01 8D 92	1554 1555 1556 1557 1558 1559 1560 1561	****** ****** COFFS	RTS ******** BSR TFR BSR INSTRUCT	****OFFSET - COME **** CDNUM D,X CDNUM ION, X=FROM INST	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FRUCTION OFFSET BYTE(S)
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FECA FECC FECE FECE FEC0	9F F8 39 8D 96 1F 01 8D 92 30 01	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563	****** ****** COFFS	RTS ********* BSR TFR BSR INSTRUCT LEAX PSHS	CDNUM CDNUM D,X CDNUM CDNUM CON, X=FROM INST 1,X Y,X	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FECA FECC FECC FECC FECC FEC2 FED0 FED2	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564	****** ****** COFFS	RTS ********* BSR INSTRUCT LEAX PSHS SUBD	***OFFSET - COMP *** CDNUM D,X CDNUM CDNUM CION, X=FROM INST 1,X Y,X ,S	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FECA FECA FECC FECCE FECCE FEC0 FED2 FED4	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565	****** ****** COFFS	RTS ********* BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD	***OFFSET - COME *** CDNUM D,X CDNUM TION, X=FROM INST 1,X Y,X ,S ,S	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FEC4 FEC6 FEC6 FED0 FED4 FED6	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4 30 61	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566	****** ****** COFFS	RTS ********* BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX	***OFFSET - COME *** CDNUM D,X CDNUM TION, X=FROM INST 1,X Y,X ,S ,S	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FEC4 FEC4 FEC6 FEC2 FED2 FED4 FED6 FED8	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4 30 61 1D	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1566	****** ****** COFFS	RTS ********* BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD	***OFFSET - COME *** CDNUM D,X CDNUM TION, X=FROM INST 1,X Y,X ,S ,S	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FEC4 FEC4 FEC6 FEC2 FED2 FED4 FED6 FED8	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4 30 61	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566	****** ****** COFFS	RTS ********* BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX	***OFFSET - COME *** CDNUM D,X CDNUM TION, X=FROM INST 1,X Y,X ,S ,S	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FEC4 FEC6 FEC6 FEC0 FED2 FED4 FED6 FED8 FED9	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4 30 61 1D A1 E4	1554 1555 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1566 1567 1568	****** ****** COFFS	RTS ********* BSR TFR BSR INSTRUCT LEAX SUBD STD LEAX SEX CMPA	****OFFSET - COME *** CDNUM D,X CDNUM TION, X=FROM INST 1,X Y,X ,S 1,S SIGN ,S	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS FRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FEC4 FEC4 FEC6 FED4 FED6 FED6 FED9 FED9 FED8	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4 30 61 1D A1 E4 26 02	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1568	****** ****** COFFS	RTS ********* BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA BNE	****OFFSET - COME *** CDNUM D,X CDNUM CION, X=FROM INST 1,X Y,X ,S ,S 1,S SIGN	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS RRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FEC4 FEC6 FEC0 FED2 FED4 FED6 FED8 FED8 FED8 FEDB	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4 30 61 1D A1 E4 26 02 3F	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570	****** ****** COFFS	RTS ********* BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI	****OFFSET - COMP *** CDNUM D,X CDNUM CDNUM CION, X=FROM INST 1,X Y,X ,S ,S 1,S SIGN ,S COFNO1	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS CRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FEC4 FEC6 FED2 FED4 FED6 FED8 FED9 FED9 FED0 FED2 FED0 FED0	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4 30 61 1D A1 E4 26 02 3F 04	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1568	****** ****** COFFS	RTS ********* BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA BNE	****OFFSET - COME *** CDNUM D,X CDNUM TION, X=FROM INST 1,X Y,X ,S 1,S SIGN ,S	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS CRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FEC4 FEC6 FED2 FED4 FED6 FED8 FED9 FED9 FED0 FED2 FED0 FED0	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4 30 61 1D A1 E4 26 02 3F	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570	******* COFFS * D=TO	RTS ********* BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI	****OFFSET - COMP *** CDNUM D,X CDNUM CDNUM CION, X=FROM INST 1,X Y,X ,S ,S 1,S SIGN ,S COFNO1	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS CRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET
FEC5 FEC7 FEC8 FEC8 FEC8 FEC4 FEC6 FEC2 FEC4 FED2 FED4 FED5 FED9 FED9 FED9 FED5 FED5 FED5	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4 30 61 1D A1 E4 26 02 3F 04 EE E4	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571	******* COFFS * D=TO	RTS ********* BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU	****OFFSET - COME *** CDNUM D,X CDNUM TON, X=FROM INST 1,X Y,X ,S ,S 1,S SIGN ,S COFNO1 OUT2HS ,S	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS CRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET
FEC5 FEC7 FEC8 FEC8 FEC8 FEC4 FEC4 FEC6 FEC0 FEC0 FEC0 FED0 FED4 FED6 FED9 FED8 FED9 FEDB FED5 FED5 FED5 FE21	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4 30 61 1D A1 E4 26 02 3F 04 EE E4 33 5F	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573	******* COFFS * D=TO	RTS ********* BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU	****OFFSET - COME *** CDNUM D,X CDNUM TON, X=FROM INST 1,X Y,X ,S 1,S SIGN ,S COFNO1 OUT2HS ,S -1,U	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS RUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET
FEC5 FEC7 FEC8 FEC8 FEC8 FEC4 FEC6 FEC6 FEC2 FED4 FED6 FED4 FED6 FED8 FED9 FED8 FED0 FED5 FED1 FEE1 FEE1 FEE3	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4 30 61 1D A1 E4 26 02 3F 04 EE E4 33 5F EF 84	1554 1555 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574	******* COFFS * D=TO	RTS ********* BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU STU	****OFFSET - COME *** CDNUM D,X CDNUM TON, X=FROM INST 1,X Y,X ,S ,S 1,S SIGN ,S COFNO1 OUT2HS ,S	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS CRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FEC4 FEC6 FEC0 FED2 FED4 FED6 FED6 FED9 FED8 FED9 FED8 FED9 FED8 FED5 FEE1 FEE3 FEE5	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4 30 61 1D A1 E4 26 02 3F 04 EE E4 33 5F EF 84 3F	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1572 1573 1574 1575	******* COFFS * D=TO	RTS ********* BSR TFR BSR INSTRUCT LEAX STD LEAX STD LEAX SEX CMPA BNE SWI FCB LDU LEAU STU SWI	***OFFSET - COME *** CDNUM D,X CDNUM CION, X=FROM INST 1,X Y,X ,S ,S 1,S SIGN ,S COFNO1 OUT2HS ,S -1,U ,X	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS CRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET
FEC5 FEC7 FEC8 FEC8 FEC8 FEC4 FEC6 FEC6 FEC2 FED4 FED6 FED4 FED6 FED8 FED9 FED8 FED0 FED5 FED1 FEE1 FEE1 FEE3	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4 30 61 1D A1 E4 26 02 3F 04 EE E4 33 5F EF 84 3F	1554 1555 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574	******* COFFS * D=TO	RTS ********* BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU STU	****OFFSET - COME *** CDNUM D,X CDNUM TON, X=FROM INST 1,X Y,X ,S 1,S SIGN ,S COFNO1 OUT2HS ,S -1,U	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS CRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FEC4 FEC6 FEC0 FED2 FED4 FED6 FED6 FED9 FED8 FED9 FED8 FED9 FED8 FED5 FEE1 FEE3 FEE5	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4 30 61 1D A1 E4 26 02 3F 04 EE E4 33 5F EF 84 35 F EF 84 35	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1572 1573 1574 1575	******* COFFS * D=TO	RTS ********* BSR TFR BSR INSTRUCT LEAX STD LEAX STD LEAX SEX CMPA BNE SWI FCB LDU LEAU STU SWI	***OFFSET - COME *** CDNUM D,X CDNUM CION, X=FROM INST 1,X Y,X ,S ,S 1,S SIGN ,S COFNO1 OUT2HS ,S -1,U ,X	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS CRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET
FEC5 FEC7 FEC8 FEC8 FEC8 FEC4 FEC6 FEC0 FED2 FED4 FED6 FED8 FED9 FED9 FED9 FED9 FED5 FED7 FEE1 FEE5 FEE6 FEE7	9F F8 39 8D 96 1F 01 8D 92 30 01 34 30 A3 E4 ED E4 30 61 1D A1 E4 26 02 3F 04 EE E4 33 5F EF 84 3F 05 3F	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577	******* COFFS * D=TO	RTS ********* BSR TFR BSR INSTRUCI LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU SWI FCB SWI FCB SWI	****OFFSET - COMP *** CDNUM D,X CDNUM CDNUM CION, X=FROM INST 1,X Y,X ,S ,S 1,S SIGN ,S COFNO1 OUT2HS ,S -1,U ,X OUT4HS	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET FUNCTION FORCE NEW LINE
FEC5 FEC7 FEC8 FEC8 FEC8 FEC4 FEC6 FEC2 FEC4 FED2 FED4 FED5 FED9 FED9 FED9 FED9 FED9 FED5 FEE1 FEE1 FEE3 FEE5 FEE5 FEE5 FEE5 FEE5 FEE5 FEE8	9F       F8         39       8D         96       1F       01         8D       92       30       01         34       30       A3       E4         ED       E4       30       61         1D       A1       E4       26       02         3F       04       EE       E4       33       5F         EF       84       3F       05       3F       05         05       3F       06       06       06       06	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1563 1564 1565 1566 1567 1568 1570 1571 1572 1573 1574 1575 1576 1577	******* COFFS * D=TO	RTS ******** BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU SWI FCB SWI FCB SWI FCB	****OFFSET - COME **** CDNUM D,X CDNUM TON, X=FROM INST 1,X Y,X ,S ,S 1,S SIGN ,S COFNO1 OUT2HS ,S -1,U ,X OUT4HS PCRLF	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS CRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET FUNCTION FORCE NEW LINE FUNCTION
FEC5 FEC7 FEC8 FEC8 FEC8 FEC4 FEC4 FEC4 FEC2 FEC4 FED0 FED4 FED4 FED4 FED4 FED5 FED5 FED5 FEE1 FEE3 FEE5 FEE5 FEE5 FEE8 FEE9 FEE8 FEE9	9F       F8         39       8D         96       1F       01         8D       92       30       01         34       30       A3       E4         ED       E4       30       61         1D       A1       E4       26       02         3F       04       EE       E4       33       5F         EF       84       3F       05       3F       05         05       3F       06       06       06       06	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1578	******* COFFS * D=TO COFNO1	RTS ********* BSR TFR BSR INSTRUCI LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU SWI FCB SWI FCB SWI	****OFFSET - COMP *** CDNUM D,X CDNUM CDNUM CION, X=FROM INST 1,X Y,X ,S ,S 1,S SIGN ,S COFNO1 OUT2HS ,S -1,U ,X OUT4HS	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET FUNCTION FORCE NEW LINE
FEC5 FEC7 FEC8 FEC8 FEC8 FEC4 FEC6 FEC2 FEC4 FED2 FED4 FED5 FED9 FED9 FED9 FED9 FED9 FED5 FEE1 FEE1 FEE3 FEE5 FEE5 FEE5 FEE5 FEE5 FEE5 FEE8	9F       F8         39       8D         96       1F       01         8D       92       30       01         34       30       A3       E4         ED       E4       30       61         1D       A1       E4       26       02         3F       04       EE       E4       33       5F         EF       84       3F       05       3F       05         05       3F       06       06       06       06	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1563 1564 1565 1566 1567 1568 1570 1571 1572 1573 1574 1575 1576 1577	******* COFFS * D=TO	RTS ******** BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU SWI FCB SWI FCB SWI FCB	****OFFSET - COME **** CDNUM D,X CDNUM TON, X=FROM INST 1,X Y,X ,S ,S 1,S SIGN ,S COFNO1 OUT2HS ,S -1,U ,X OUT4HS PCRLF	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS CRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET FUNCTION FORCE NEW LINE FUNCTION
FEC5 FEC7 FEC8 FEC8 FEC8 FEC4 FEC4 FEC4 FEC2 FEC4 FED0 FED4 FED4 FED4 FED4 FED5 FED5 FED5 FEE1 FEE3 FEE5 FEE5 FEE5 FEE8 FEE9 FEE8 FEE9	9F       F8         39       8D         96       1F       01         8D       92       30       01         34       30       A3       E4         ED       E4       30       61         1D       A1       E4       26       02         3F       04       EE       E4       33       5F         EF       84       3F       05       3F       05         05       3F       06       06       06       06	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1578	******* COFFS * D=TO	RTS ******** BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU SWI FCB SWI FCB SWI FCB	****OFFSET - COME **** CDNUM D,X CDNUM TON, X=FROM INST 1,X Y,X ,S ,S 1,S SIGN ,S COFNO1 OUT2HS ,S -1,U ,X OUT4HS PCRLF	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS CRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET FUNCTION FORCE NEW LINE FUNCTION
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FEC4 FEC6 FED2 FED4 FED4 FED4 FED5 FED9 FED8 FED9 FED8 FED7 FEE3 FEE5 FEE5 FEE6 FEE7 FEE8 FEE8 FEE8 FEE8 FEE8 FEE8 FEE8	9F       F8         39       8D         96       1F       01         8D       92       30       01         34       30       A3       E4         ED       E4       30       61         1D       A1       E4       26       02         3F       04       EE       E4       33       5F         EF       84       3F       05       3F       05         05       3F       06       06       06       06	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1576 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581	******* COFFS * D=TO COFNO1	RTS ********* BSR TFR BSR INSTRUCT LEAX SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU STU SWI FCB SWI FCB SWI FCB SWI FCB SWI FCB SWI FCB	***OFFSET - COME *** CDNUM D,X CDNUM CDNUM YION, X=FROM INST 1,X Y,X ,S ,S 1,S SIGN ,S COFNO1 OUT2HS ,S -1,U ,X OUT4HS PCRLF PC,X,D	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS CRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE POINT FOR ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET FUNCTION FORCE NEW LINE FUNCTION RESTORE STACK AND END COMMAND
FEC5 FEC7 FEC8 FEC8 FEC8 FEC8 FEC6 FEC2 FED2 FED4 FED4 FED5 FED5 FED5 FED5 FED5 FEE5 FEE5 FEE6 FEE7 FEE8 FEE9 FEE8 FEE8 FEE8 FEE8 FEE8 FEE8	9F       F8         39       8D         96       1F       01         8D       92       30       01         34       30       A3       E4         ED       E4       30       61         1D       A1       E4       26       02         3F       04       EE       E4       33       5F         EF       84       3F       05       3F       05         05       3F       06       06       06       06	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1579 1580 1581	******* COFFS * D=TO COFNO1 *H	RTS ************************************	****OFFSET - COME *** CDNUM D,X CDNUM CDNUM CDNUM NON, X=FROM INST 1,X Y,X ,S ,S 1,S SIGN ,S COFNO1 OUT2HS ,S -1,U ,X OUT4HS PCRLF PC,X,D PEAKPOINT - DISPI	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS TRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET FUNCTION FORCE NEW LINE FUNCTION RESTORE STACK AND END COMMAND AAY/ENTER/DELETE/CLEAR
FEC5 FEC7 FEC8 FEC8 FEC8 FEC4 FEC6 FEC0 FED2 FED4 FED5 FED6 FED9 FED9 FED9 FED9 FED9 FED5 FEE1 FEE5 FEE6 FEE7 FEE8 FEE9 FEE8 FEE8 FEE8 FEE8 FEE8 FEE8	9F       F8         39       96         1F       01         8D       92         30       01         34       30         A3       E4         ED       E4         30       61         1D       A1         A1       E4         26       02         3F       04         EE       E4         33       5F         EF       84         3F       05         3F       05         3F       06         35       96	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583	******* COFFS * D=TO COFNO1 *H *******	RTS ******** BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU SWI FCB SWI FCB SWI FCB SWI FCB SWI FCB SWI FCB SWI FCB	****OFFSET - COMP *** CDNUM D,X CDNUM PION, X=FROM INST 1,X Y,X ,S 1,S SIGN ,S COFNO1 OUT2HS ,S -1,U ,X OUT4HS PCRLF PC,X,D PEAKPOINT - DISPI	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS TRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET FUNCTION FORCE NEW LINE FUNCTION RESTORE STACK AND END COMMAND CAY/ENTER/DELETE/CLEAR CONNES
FEC5 FEC7 FEC8 FEC8 FEC8 FEC4 FEC6 FEC0 FED2 FED4 FED5 FED6 FED9 FED9 FED9 FED9 FED9 FED5 FEE1 FEE5 FEE6 FEE7 FEE8 FEE9 FEE8 FEE8 FEE8 FEE8 FEE8 FEE8	9F       F8         39       8D         96       1F       01         8D       92       30       01         34       30       A3       E4         ED       E4       30       61         1D       A1       E4       26       02         3F       04       EE       E4       33       5F         EF       84       3F       05       3F       05         05       3F       06       06       06       06	1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583	******* COFFS * D=TO COFNO1 *H	RTS ******** BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU SWI FCB SWI FCB SWI FCB SWI FCB SWI FCB SWI FCB SWI FCB	****OFFSET - COME *** CDNUM D,X CDNUM CDNUM CDNUM NON, X=FROM INST 1,X Y,X ,S ,S 1,S SIGN ,S COFNO1 OUT2HS ,S -1,U ,X OUT4HS PCRLF PC,X,D PEAKPOINT - DISPI	END COMMAND PUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS TRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET FUNCTION FORCE NEW LINE FUNCTION RESTORE STACK AND END COMMAND AAY/ENTER/DELETE/CLEAR

FEED	17 FD F1	1585		LBSR	BLDNUM	ATTEMPT VALUE ENTRY
	27 2C	1586		BEQ	CBKADD	BRANCH TO ADD IF SO
	81 2D	1587			#'-'	? CORRECT DELIMITER
				CMPA		
	26 3F	1588		BNE	CBKERR	NO, BRANCH FOR ERROR
FEF6	17 FD E8	1589		LBSR	BLDNUM	ATTEMPT DELETE VALUE
FEF9	27 03	1590		BEQ	CBKDLE	GOT ONE, GO DELETE IT
	OF FA	1591		CLR	BKPTCT	WAS 'B -', SO ZERO COUNT
					BRFICI	
FEFD	39		CBKRTS			END COMMAND
FEFE		1593	* DELETE	THE EN	TRY	
FEFE	8D 40	1594	CBKDLE	BSR	CBKSET	SETUP REGISTERS AND VALUE
	5A		CBKDLP			? ANY ENTRIES IN TABLE
	2B 32	1596	CDRDDI	DMT	CBKERR	
				BMI		BRANCH NO, ERROR
FF03	AC Al	1597			,Y++	? IS THIS THE ENTRY
FF05	26 F9	1598		BNE	CBKDLP	NO, TRY NEXT
FF07		1599	* FOUND.	NOW MO	VE OTHERS UP IN	ITS PLACE
	AE Al		CBKDLM			LOAD NEXT ONE UP
			CBRDIN			
FF09		1601		STX	-4,Y	MOVE DOWN BY ONE
FF0B	5A	1602		DECB		? DONE
FFOC	2A F9	1603		BPL	CBKDLM	NO, CONTINUE MOVE
	0A FA	1604		DEC	BKPTCT	DECREMENT BREAKPOINT COUNT
	8D 2E		CBKDSP	BSR	CBKSET CBKRTS	SETUP REGISTERS AND LOAD VALUE
FF12	27 E9	1606		BEQ	CBKRTS	RETURN IF NONE TO DISPLY
FF14	30 A1	1607	CBKDSL	LEAX	,Y++	POINT TO NEXT ENTRY
FF16	3F	1608		SWI		DISPLAY IN HEX
FF17		1609			OUTAILO	
				FCB	OUT4HS	FUNCTION
FF18	5A	1610		DECB		COUNT DOWN
FF19	26 F9	1611		BNE	CBKDSL	LOOP IF NGABLE RAM
FF1B	3F	1612		SWI		SKIP TO NEW LINK
FF1C		1613		FCB	PCRLF	FUNCTIONRTS
					PCRUF	FUNCTIONRIS
FF1D	39	1614		RTS		
FF1E		1615	* ADD NE	W ENTRY		
FF1E	8D 20	1616	CBKADD	BSR	CBKSET	SETUP REGISTERS
FF20	C1 08	1617		CMPB	#NUMBKP	? ALREADY FULL
	27 11	1618		BEQ	CBKERR	BRANCH ERROR IF SO
FF24	A6 84	1619		LDA	, X	LOAD BYTE TO TRAP
FF26	E7 84	1620		STB	,X	TRY TO CHANGE
FF28	E1 84	1621		CMPB	X	? CHANGEABLE RAM
	26 09	1622		BNE	CBKERR	BRANCH ERROR IF NOT
FF2C	A7 84	1623		STA	, X	RESTORE BYTE
FF2E	5A	1624	CBKADL	DECB		COUNT DOWN
FF2F	2B 07	1625		BMI	CBKADT	BRANCH IF DONE TO ADD IT
	AC A1	1626		CMPX	,Y++	? ENTRY ALREADY HERE
FF33		1627		BNE	CBKADL	LOOP IF NOT
FF35	16 FA 24	1628	CBKERR	LBRA	CMDBAD	RETURN TO ERROR PRODUCE
FF38	AF A4	1629	CBKADT	STX		
	6F 31				,Υ	ADD THIS ENTRY
		1630			,Y -NIIMBKD*2+1 V	ADD THIS ENTRY CLEAR OPTIONAL BYTE
		1630		CLR	-NUMBKP*2+1,Y	CLEAR OPTIONAL BYTE
	OC FA	1631		CLR INC	-NUMBKP*2+1,Y	CLEAR OPTIONAL BYTE ADD ONE TO COUNT
FF3E		1631 1632		CLR INC BRA	-NUMBKP*2+1,Y BKPTCT CBKDSP	CLEAR OPTIONAL BYTE
FF3E FF40	OC FA	1631 1632		CLR INC BRA	-NUMBKP*2+1,Y	CLEAR OPTIONAL BYTE ADD ONE TO COUNT
	OC FA	1631 1632 1633	* SETUP	CLR INC BRA REGISTE	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM
FF40 FF40	0C FA 20 D0 9E 9B	1631 1632 1633 1634	* SETUP CBKSET	CLR INC BRA REGISTEI LDX	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED
FF40 FF40 FF42	OC FA 20 D0 9E 9B 31 8D E0 6C	1631 1632 1633 1634 1635	* SETUP CBKSET CBKLDR	CLR INC BRA REGISTEI LDX LEAY	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE
FF40 FF40 FF42 FF46	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA	1631 1632 1633 1634 1635 1636	* SETUP CBKSET CBKLDR	CLR INC BRA REGISTEI LDX LEAY LDB	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT
FF40 FF40 FF42	OC FA 20 D0 9E 9B 31 8D E0 6C	1631 1632 1633 1634 1635	* SETUP CBKSET CBKLDR	CLR INC BRA REGISTEI LDX LEAY	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE
FF40 FF40 FF42 FF46	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA	1631 1632 1633 1634 1635 1636	* SETUP CBKSET CBKLDR	CLR INC BRA REGISTEI LDX LEAY LDB	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT
FF40 FF40 FF42 FF46 FF48 FF49	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA	1631 1632 1633 1634 1635 1636 1637 1638	* SETUP CBKSET CBKLDR	CLR INC BRA REGISTEI LDX LEAY LDB RTS	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN
FF40 FF42 FF46 FF48 FF49 FF49	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39	1631 1632 1633 1634 1635 1636 1637 1638 1639	* SETUP CBKSET CBKLDR *******	CLR INC BRA REGISTEI LDX LEAY LDB RTS	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT **ENCODE - ENC	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE
FF40 FF42 FF46 FF48 FF49 FF49 FF49	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39 6F E2	1631 1632 1633 1634 1635 1636 1637 1638 1639 1640	* SETUP CBKSET CBKLDR ******** CENCDE	CLR INC BRA REGISTEI LDX LEAY LDB RTS ******* CLR	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT
FF40 FF42 FF46 FF48 FF49 FF49	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39	1631 1632 1633 1634 1635 1636 1637 1638 1639	* SETUP CBKSET CBKLDR ******** CENCDE	CLR INC BRA REGISTEI LDX LEAY LDB RTS	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT **ENCODE - ENC	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE
FF40 FF42 FF46 FF48 FF49 FF49 FF49	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39 6F E2	1631 1632 1633 1634 1635 1636 1637 1638 1639 1640	* SETUP CBKSET CBKLDR ******** CENCDE	CLR INC BRA REGISTEI LDX LEAY LDB RTS ******* CLR	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT **ENCODE - ENC ,-S	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT
FF40 FF42 FF46 FF48 FF49 FF49 FF49 FF49 FF48 FF42	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39 6F E2 5F 30 8C 3F	1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642	* SETUP CBKSET CBKLDR ******** CENCDE	CLR INC BRA REGISTEI LDX LEAY LDB RTS ******** CLR CLRB LEAX	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT **ENCODE - ENC	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT ZERO POSTBYTE VALUE START TABLE SEARCH
FF40 FF42 FF46 FF48 FF49 FF49 FF49 FF49 FF48 FF4C FF4F	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39 6F E2 5F 30 8C 3F 3F	1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643	* SETUP CBKSET CBKLDR ******** CENCDE	CLR INC BRA REGISTEI LDX LEAY LDB RTS ******** CLR CLR CLR CLR CLR SWI	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT **ENCODE - ENC ,-S <conv1,pcr< td=""><td>CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT ZERO POSTBYTE VALUE START TABLE SEARCH OBTAIN FIRST CHARACTER</td></conv1,pcr<>	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT ZERO POSTBYTE VALUE START TABLE SEARCH OBTAIN FIRST CHARACTER
FF40 FF42 FF46 FF48 FF49 FF49 FF49 FF49 FF48 FF4C FF4F FF50	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39 6F E2 5F 30 8C 3F 3F 00	1631 1632 1633 1635 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644	* SETUP CBKSET CBKLDR ******** CENCDE	CLR INC BRA REGISTEI LDX LEAY LDB RTS ******** CLR CLRB LEAX SWI FCB	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT **ENCODE - ENC ,-S <conv1,pcr INCHNP</conv1,pcr 	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT ZERO POSTBYTE VALUE START TABLE SEARCH OBTAIN FIRST CHARACTER FUNCTION
FF40 FF42 FF46 FF48 FF49 FF49 FF49 FF49 FF48 FF48 FF4C FF4F FF50 FF51	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39 6F E2 5F 30 8C 3F 3F 00 81 5B	1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645	* SETUP CBKSET CBKLDR ******** CENCDE	CLR INC BRA REGISTEI LDX LEAY LDB RTS ******** CLR CLR CLR CLR CLR SWI	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT **ENCODE - ENC ,-S <conv1,pcr< td=""><td>CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT ZERO POSTBYTE VALUE START TABLE SEARCH OBTAIN FIRST CHARACTER FUNCTION ? INDIRECT HERE</td></conv1,pcr<>	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT ZERO POSTBYTE VALUE START TABLE SEARCH OBTAIN FIRST CHARACTER FUNCTION ? INDIRECT HERE
FF40 FF42 FF46 FF48 FF49 FF49 FF49 FF49 FF48 FF4C FF4F FF50	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39 6F E2 5F 30 8C 3F 3F 00	1631 1632 1633 1635 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644	* SETUP CBKSET CBKLDR ******** CENCDE	CLR INC BRA REGISTEI LDX LEAY LDB RTS ******** CLR CLRB LEAX SWI FCB	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT **ENCODE - ENC ,-S <conv1,pcr INCHNP</conv1,pcr 	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT ZERO POSTBYTE VALUE START TABLE SEARCH OBTAIN FIRST CHARACTER FUNCTION
FF40 FF42 FF46 FF48 FF49 FF49 FF49 FF49 FF40 FF40 FF40 FF40	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39 6F E2 5F 30 8C 3F 3F 30 00 81 5B 26 06	1631 1632 1633 1635 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646	* SETUP CBKSET CBKLDR ******** CENCDE	CLR INC BRA REGISTEJ LDX LEAY LDB RTS ******** CLR CLRB LEAX SWI FCB CMPA BNE	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT **ENCODE - ENC ,-S <conv1,pcr INCHNP #'[' CEN2</conv1,pcr 	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT ZERO POSTBYTE VALUE START TABLE SEARCH OBTAIN FIRST CHARACTER FUNCTION ? INDIRECT HERE BRANCH IF NOT
FF40 FF42 FF42 FF46 FF48 FF49 FF49 FF49 FF49 FF49 FF48 FF47 FF50 FF51 FF53 FF55	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39 6F E2 5F 30 8C 3F 3F 3F 00 81 5B 26 06 86 10	1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647	* SETUP CBKSET CBKLDR ******** CENCDE	CLR INC BRA REGISTEI LDX LDA LDB RTS ******* CLR CLR CLRB LEAX SWI FCB CMPA BNE LDA	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT **ENCODE - ENC ,-S <conv1,pcr INCHNP #'[' CEN2 #\$10</conv1,pcr 	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT ZERO POSTBYTE VALUE START TABLE SEARCH OBTAIN FIRST CHARACTER FUNCTION ? INDIRECT HERE BRANCH IF NOT SET INDIRECT BIT ON
FF40 FF42 FF42 FF48 FF49 FF49 FF49 FF49 FF49 FF49 FF48 FF47 FF50 FF51 FF53 FF55 FF57	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39 6F E2 5F 30 8C 3F 3F 00 81 5B 26 06 86 10 A7 E4	1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648	* SETUP CBKSET CBKLDR ******** CENCDE	CLR INC BRA REGISTEI LDX LEAY LDB RTS ******** CLR CLR CLRB LEAX SWI FCB CMPA BNE LDA STA	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT **ENCODE - ENC ,-S <conv1,pcr INCHNP #'[' CEN2</conv1,pcr 	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT ZERO POSTBYTE VALUE START TABLE SEARCH OBTAIN FIRST CHARACTER FUNCTION ? INDIRECT HERE BRANCH IF NOT SET INDIRECT BIT ON SAVE FOR LATER
FF40 FF40 FF42 FF46 FF49 FF49 FF49 FF49 FF49 FF48 FF45 FF51 FF55 FF557 FF557 FF559	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39 6F E2 5F 30 8C 3F 3F 00 81 5B 26 06 86 10 A7 E4 3F	1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649	* SETUP CBKSET CBKLDR ******** CENCDE	CLR INC BRA REGISTEI LDX LEAY LDB RTS ******** CLR CLR CLR CLR ELEAX SWI FCB CMPA BNE LDA STA SWI	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT **ENCODE - ENC ,-S <conv1,pcr INCHNP #'[' CEN2 #\$10 ,S</conv1,pcr 	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT ZERO POSTBYTE VALUE START TABLE SEARCH OBTAIN FIRST CHARACTER FUNCTION ? INDIRECT HERE BRANCH IF NOT SET INDIRECT BIT ON SAVE FOR LATER OBTAIN NEXT CHARACTER
FF40 FF42 FF42 FF48 FF49 FF49 FF49 FF49 FF49 FF49 FF48 FF47 FF50 FF51 FF53 FF55 FF57	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39 6F E2 5F 30 8C 3F 3F 00 81 5B 26 06 86 10 A7 E4	1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648	* SETUP CBKSET CBKLDR ******** CENCDE	CLR INC BRA REGISTEI LDX LEAY LDB RTS ******** CLR CLR CLRB LEAX SWI FCB CMPA BNE LDA STA	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT **ENCODE - ENC ,-S <conv1,pcr INCHNP #'[' CEN2 #\$10</conv1,pcr 	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT ZERO POSTBYTE VALUE START TABLE SEARCH OBTAIN FIRST CHARACTER FUNCTION ? INDIRECT HERE BRANCH IF NOT SET INDIRECT BIT ON SAVE FOR LATER
FF40 FF42 FF46 FF49 FF49 FF49 FF49 FF49 FF48 FF45 FF51 FF53 FF55 FF55 FF55 FF55 FF55 FF5	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39 6F E2 5F 30 8C 3F 3F 00 81 5B 26 06 86 10 A7 E4 3F 00	$\begin{array}{c} 1631 \\ 1632 \\ 1633 \\ 1635 \\ 1635 \\ 1636 \\ 1637 \\ 1638 \\ 1639 \\ 1640 \\ 1641 \\ 1642 \\ 1643 \\ 1644 \\ 1645 \\ 1646 \\ 1647 \\ 1648 \\ 1649 \\ 1650 \end{array}$	* SETUP CBKSET CBKLDR ******** CENCDE	CLR INC BRA REGISTEI LDX LEAY LDB RTS ******** CLR CLR CLR CLRB LEAX SWI FCB CMPA BNE LDA STA SWI FCB	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT **ENCODE - ENC ,-S <conv1,pcr INCHNP #'[' CEN2 #\$10 ,S INCHNP</conv1,pcr 	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT ZERO POSTBYTE VALUE START TABLE SEARCH OBTAIN FIRST CHARACTER FUNCTION ? INDIRECT HERE BRANCH IF NOT SET INDIRECT BIT ON SAVE FOR LATER OBTAIN NEXT CHARACTER FUNCTION
FF40 FF40 FF42 FF46 FF49 FF49 FF49 FF49 FF49 FF48 FF45 FF51 FF55 FF557 FF557 FF559	OC FA 20 D0 9E 9B 31 8D E0 6C D6 FA 39 6F E2 5F 30 8C 3F 3F 00 81 5B 26 06 86 10 A7 E4 3F	1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649	* SETUP CBKSET CBKLDR ******** CENCDE CENGET CEN2	CLR INC BRA REGISTEI LDX LEAY LDB RTS ******** CLR CLR CLR CLR ELEAX SWI FCB CMPA BNE LDA STA SWI	-NUMBKP*2+1,Y BKPTCT CBKDSP RS FOR SCAN NUMBER BKPTBL,PCR BKPTCT **ENCODE - ENC ,-S <conv1,pcr INCHNP #'[' CEN2 #\$10 ,S</conv1,pcr 	CLEAR OPTIONAL BYTE ADD ONE TO COUNT AND NOW DISPLAY ALL OF 'EM LOAD VALUE DESIRED LOAD START OF TABLE LOAD ENTRY COUNT RETURN ODE A POSTBYTE DEFAULT TO NOT INDIRECT ZERO POSTBYTE VALUE START TABLE SEARCH OBTAIN FIRST CHARACTER FUNCTION ? INDIRECT HERE BRANCH IF NOT SET INDIRECT BIT ON SAVE FOR LATER OBTAIN NEXT CHARACTER

FF5F	6D 84	1653	CENLP1	TST	, X	? END OF TABLE	
FF61	2B D2	1654		BMI	CBKERR	BRANCH ERROR IF SO	
FF63	A1 81	1655		CMPA	,X++	? THIS THE CHARACTER	
FF65	26 F8	1656		BNE	CENLP1	BRANCH IF NOT	
	EB 1F	1657		ADDB	-1,X	ADD THIS VALUE	
FF69	20 EE	1658		BRA	CENGET	GET NEXT INPUT	
	30 8C 49		CEND1	LEAX	<conv2, pcr<="" td=""><td>POINT AT TABLE 2</td></conv2,>	POINT AT TABLE 2	
	1F 98	1660	CHINDI	TFR	B,A	SAVE COPY IN A	
	84 60	1661		ANDA	#\$60	ISOLATE REGISTER MASK	
	AA E4	1662		ORA			
	AA E4 A7 E4				,S	ADD IN INDIRECTION BIT	
	C4 9F	1663 1664		STA ANDB	,S #com	SAVE BACK AS POSTBYTE SKELETON	
	6D 84				#\$9F	CLEAR REGISTER BITS	
			CENLP2		,X	? END OF TABLE	
	27 B9	1666		BEQ	CBKERR	BRANCH ERROR IF SO	
	E1 81	1667		CMPB	, X++	? SAME VALUE	
	26 F8	1668		BNE	CENLP2	LOOP IF NOT	
	E6 1F	1669		LDB	-1,X	LOAD RESULT VALUE	
	EA E4	1670		ORB	, S	ADD TO BASE SKELETON	
	E7 E4	1671		STB	, S	SAVE POSTBYTE ON STACK	
	30 E4	1672		LEAX	,S	POINT TO IT	
FF88	3F	1673		SWI		SEND OUT AS HEX	
FF89		1674		FCB	OUT2HS	FUNCTION	
	3F	1675		SWI		TO NEXT LINE	
FF8B		1676		FCB	PCRLF	FUNCTION	
	35 84	1677		PULS	PC,B	END OF COMMAND	
FF8E		1678					
FF8E					INES VALID INPUT		
	41 04 42 05 44 06 +		CONV1		'A',\$04,'B',\$05		
FF96	48 01 48 01 48 00 +	1681		FCB	'H',\$01,'H',\$01	,'H',\$00,',',\$00	
FF9E	2D 09 2D 01 53 70 +			FCB	'-',\$09,'-',\$01	,'S',\$70,'Y',\$30	
FFA6	55 50 58 10 2B 07 +	1683		FCB		,'+',\$07,'+',\$01	
FFAE	50 80 43 00 52 00 +	1684		FCB	'P',\$80,'C',\$00	,'R',\$00,']',\$00	
FFB6	FF	1685		FCB	ŞFF	END OF TABLE	
FFB7		1686	*CONV2	USES ABO	VE CONVERSION TO	SET POSTBYTE	
FFB7		1687	*		В	IT SKELETON.	
FFB7	10 84 11 00	1688	CONV2	FDB	\$1084,\$1100	R, H,R	
FFBB	12 88 13 89	1689		FDB	\$1288,\$1389 \$1288,\$1389 \$1486,\$1585 \$168B,\$1780 \$1881,\$1982	HH, R HHHH, R	
FFBF	14 86 15 85	1690		FDB	\$1486,\$1585	A,R B,R	
FFC3	16 8B 17 80	1691		FDB	\$168B,\$1780	D,R ,R+	
FFC7	18 81 19 82	1692		FDB	\$1881,\$1982	,R++ ,-R	
FFCB	1A 83 82 8C	1693		FDB	\$1A83,\$828C	,R HH,PCR	
FFCF	83 8D 03 9F	1694		FDB	\$838D,\$039F	HHHH, PCR [HHHH]	
FFD3	00	1695		FCB	0	END OF TABLE	
FFD4		1696					
FFD4		1697	* * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	
FFD4		1698			FAULT INTERRUPT		
FFD4		1699	* * * * * * *			* * * * * * * * * * * * * * * * * * * *	
FFD4	6E 9D DF EE	1700	RSRVD	JMP	[VECTAB+.RSVD,P	CR] RESERVED VECTOR	
FFD8	6E 9D DF EC	1701	SWI3	JMP	[VECTAB+.SWI3,P		
FFDC	6E 9D DF EA	1702	SWI2	JMP	[VECTAB+.SWI2,P		
FFEO	6E 9D DF E8	1703	FIRQ	JMP	[VECTAB+.FIRQ,P		
FFE4	6E 9D DF E6		IRQ		[VECTAB+.IRO,PC		
	6E 9D DF E4	1705		JMP	[VECTAB+.SWI,PC		
FFEC		1706		JMP	[VECTAB+.NMI,PC		
FFFO		1707	INIT	0111	[ / DCIIID / 10011 / 10		
FFFO		1708	* * * * * * *	******	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	
FFFO		1709			SSIST09 HARDWARE		
FFFO						SIST09 ROM ADDRESSES	
FFFO		1711			ARDWARE VECTORS.	SISTON ROM ADDRESSES	
FFF0 FFF0						* * * * * * * * * * * * * * * * * * * *	
FFFO		1712 1713					
				ORG	ROMBEG+ROMSIZ-1		
	FF D4 FF D8	$1714 \\ 1715$		FDB	RSRVD	RESERVED SLOT SOFTWARE INTERRUPT 3	
		1715		FDB	SWI3 SWI2		
	FF DC			FDB	SWI2	SOFTWARE INTERRUPT 2	
	FF EO	1717		FDB	FIRQ	FAST INTERRUPT REQUEST	
	FF E4	1718		FDB	IRQ	INTERRUPT REQUEST	
	FF E8	1719		FDB	SWI	SOFTWARE INTERRUPT	
FFFC	FF EC	1720		FDB	NMI	NON-MASKABLE INTERRUPT	

FFFE	F8	37	1721	FDB	RESET	RESTART
0000			1722			
SYMBOL TABLE:

.ACIA	-002E	.AVTBL	-0000	.BSDTA	-0024	.BSOFF	-0026	.BSON	-0022
.CIDTA	-0016	.CIOFF	-0018	.CION	-0014	.CMDL1	-0002	.CMDL2	-002C
.CODTA	-001C	.COOFF	-001E	.COON	-001A	.ECHO	-0032	.EXPAN	-002A
.FIRQ	-000A	.HSDTA	-0020	.IRQ	-000C	.NMI	-0010	.PAD	-0030
.PAUSE	-0028	.PTM	-0034	.RESET	-0012	.RSVD	-0004	.SWI	-000E
.SWI2	-0008	.SWI3	-0006	ACIA	-E008	ADDR	-DF9E	ARMBK2	-FDA7
ARMBLP	-FD8E	ARMLOP	-FDAC	ARMNSW	-FD9D	BASEPG	-DF9D	BELL	-0007
BKPTBL	-DFB2	BKPTCT	-DFFA	BKPTOP	-dfa2	BLD2	-F815	BLD3	-F821
BLDBAD	-FD46	BLDHEX	-FD4D	BLDHXC	-FD4F	BLDHXI	-FD49	BLDNNB	-FCDF
BLDNUM	-FCE1	BLDRTN	-F835	BLDSHF	-FD58	BLDVTR	-F800	BRKPT	-000A
BSDCMP	-FB6A	BSDEOL	-FB70	BSDLD1	-FB40	BSDLD2	-FB42	BSDNXT	-FB60
BSDPUN	-FB92	BSDSRT	-FB6E	BSDIDI	-FB38	BSOFF	-FB27	BSOFLP	-FB33
BSON	-FB1B	BSON2	-FB22	BSPEOF	-FBEF	BSPGO	-FBA3	BSPMRE	-FBC6
BSPOK	-FBAF	BSPSTR	-FBEC	BSPUN2	-FBE7	BSPUNC	-FBE9	BYTE	-FB75
BYTHEX	-FB89	BYTRTS	-FB88	CAN	-0018	CBKADD	-FF1E	CBKADL	-FF2E
CBKADT	-FF38	CBKDLE	-FEFE	CBKDLM	-FF07	CBKDLP	-FF00	CBKDSL	-FF14
CBKDSP	-FF10	CBKERR	-FF35	CBKLDR	-FF42	CBKPT	-FEEB	CBKRTS	-FEFD
CBKSET	-FF40	CCALBS	-FE7B	CCALL	-FDB9	CDBADN	-FE6E	CDCNT	-FE5A
CDISP	-FE43	CDISPS	-FE51				-FEA8		-FF5B
				CDNUM	-FE60	CDOT		CEN2	
CENCDE	-FF49	CEND1	-FF6B	CENGET	-FF59	CENLP1	-FF5F	CENLP2	-FF78
CGO	-FD80	CGOBRK	-FDBF	CHKABT	-FA58	CHKRTN	-FA61	CHKSEC	-FA60
CHKWT	-FA62	CIDTA	-FADC	CIOFF	-FAF0	CION	-FAE6	CIRTN	-FAE5
CLOAD	-FE8F	CLVDFT	-FE9B	CLVOFS	-FE92	CMD	-F8F7	CMD2	-F935
CMD3	-F948	CMDBAD	-F95C	CMDCMP	-F977	CMDDDL	-F901	CMDFLS	-F96C
CMDGOT	-F94D	CMDMEM	-F990	CMDNEP	-F8F9	CMDNOL	-F90A	CMDSCH	-F953
					-F99B		-F99C		
CMDSIZ	-F96F	CMDSME	-F967	CMDTB2		CMDTBL		CMDXQT	-F987
CMEM	-FDC3	CMEM2	-FDC8	CMEM4	-FDD1	CMEMN	-FDC6	CMENUM	-FDE0
CMESTR	-FDEC	CMNOTB	-FE02	CMNOTC	-FDE8	CMNOTL	-FEOE	CMNOTQ	-FDF8
CMNOTU	-FE1C	CMPADP	-FE18	CMPADS	-FE16	CMSPCE	-FDFE	CNULLS	-feb7
CNVGOT	-FD74	CNVHEX	-FD62	CNVOK	-FD76	CNVRTS	-FD78	CODTA	-FAF1
CODTAD	-FB0F	CODTAO	-FB12	CODTLP	-FB07	CODTPD	-FB03	CODTRT	-FB0D
COFFS	-FEC8	COFNO1	-FEDF	CONV1	-FF8E	CONV2	-FFB7	COOFF	-FAF0
COON	-FAE6	CPUNCH	-FE71	CR	-000D	CREG	-FC4A	CSTLEV	-FEBC
CTRACE	-FEA4	CTRCE3	-FEAA	CVER	-FEA1	CWINDO	-FE3E	DELIM	-DF8E
DFTCHP	-0000	DFTNLP	-0005	DLE	-0010	EOT	-0004	ERRMSG	-FABD
ERROR	-FACE	EXP1	-FCE9	EXP2	-FD07	EXPADD	-FD23	EXPCDL	-FD17
EXPCHM	-FD2B	EXPDLM	-FCEB	EXPRTN	-FD05	EXPSUB	-FD36	EXPTDI	-FD0D
EXPTDL	-FD0F	EXPTRM	-FD42	FIRQ	-FFEO	FIRQR	-FABC	GOADDR	-FD83
GONDFT					-FC00				
		UTVTD	_0034	UCDINK			- FC47	UCDTA	
TICHATID	-FDA2	HIVTR	-0034	HSBLNK		HSDRTN	-FC47	HSDTA	-FBFC
HSHCHR	-FC2B	HSHCOK	-FC35	HSHDOT	-FC33	HSHLNE	-FC14	HSHNXT	-FC20
HSHTTL	-FC2B -FC06	HSHCOK INCHNP	-FC35 -0000	HSHDOT INITVT	-FC33 -F844	HSHLNE INTVE	-FC14 -F87D	HSHNXT INTVS	-FC20 -F870
	-FC2B	HSHCOK	-FC35	HSHDOT	-FC33	HSHLNE	-FC14	HSHNXT	-FC20
HSHTTL	-FC2B -FC06	HSHCOK INCHNP	-FC35 -0000	HSHDOT INITVT	-FC33 -F844	HSHLNE INTVE	-FC14 -F87D	HSHNXT INTVS	-FC20 -F870
HSHTTL IRQ	-FC2B -FC06 -FFE4	HSHCOK INCHNP IRQR	-FC35 -0000 -FAD8	HSHDOT INITVT LASTOP	-FC33 -F844 -DF99	HSHLNE INTVE LDDP MUPBAD	-FC14 -F87D -FAC1	HSHNXT INTVS LF	-FC20 -F870 -000A
HSHTTL IRQ MISFLG NMI	-FC2B -FC06 -FFE4 -DF8F -FFEC	HSHCOK INCHNP IRQR MONITR NMICON	-FC35 -0000 -FAD8 -0008 -FAB7	HSHDOT INITVT LASTOP MSHOWP NMIR	-FC33 -F844 -DF99 -FA79 -FA7D	HSHLNE INTVE LDDP MUPBAD NMITRC	-FC14 -F87D -FAC1 -FE36 -FAB0	HSHNXT INTVS LF MUPDAT NUMBER	-FC20 -F870 -000A -FE2B -DF9B
HSHTTL IRQ MISFLG NMI NUMBKP	-FC2B -FC06 -FFE4 -DF8F -FFEC -0008	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN	-FC35 -0000 -FAD8 -0008 -FAB7 -000B	HSHDOT INITVT LASTOP MSHOWP NMIR NUMVTR	-FC33 -F844 -DF99 -FA79 -FA7D -001B	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS	-FC14 -F87D -FAC1 -FE36 -FAB0 -0004	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS	-FC20 -F870 -000A -FE2B -DF9B -0005
HSHTTL IRQ MISFLG NMI NUMBKP OUTCH	-FC2B -FC06 -FFE4 -DF8F -FFEC -0008 -0001	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE	-FC35 -0000 -FAD8 -0008 -FAB7 -000B -000B	HSHDOT INITVT LASTOP MSHOWP NMIR NUMVTR PAUSER	-FC33 -F844 -DF99 -FA79 -FA7D -001B -DFFC	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER	-FC14 -F87D -FAC1 -FE36 -FAB0 -0004 -DF93	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF	-FC20 -F870 -000A -FE2B -DF9B -0005 -0006
HSHTTL IRQ MISFLG NMI NUMBKP OUTCH PDATA	-FC2B -FC06 -FFE4 -DF8F -FFEC -0008 -0001 -0003	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE PDATA1	-FC35 -0000 -FAD8 -0008 -FAB7 -000B -000B -000B	HSHDOT INITVT LASTOP MSHOWP NMIR NUMVTR PAUSER PROMPT	-FC33 -F844 -DF99 -FA79 -FA7D -001B -DFFC -003E	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PRTADR	-FC14 -F87D -FAC1 -FE36 -FAB0 -0004 -DF93 -FE21	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK	-FC20 -F870 -000A -FE2B -DF9B -0005 -0006 -DF95
HSHTTL IRQ MISFLG NMI NUMBKP OUTCH PDATA PTM	-FC2B -FC06 -FFE4 -DF8F -FFEC -0008 -0001 -0003 -E000	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE PDATA1 PTMC13	-FC35 -0000 -FAD8 -0008 -FAB7 -0008 -0008 -0008 -0002 -E000	HSHDOT INITVT LASTOP MSHOWP NMIR NUMVTR PAUSER PROMPT PTMC2	-FC33 -F844 -DF99 -FA79 -FA7D -001B -DFFC -003E -E001	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PRTADR PTMSTA	-FC14 -F87D -FAC1 -F236 -FAB0 -0004 -DF93 -FE21 -E001	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1	-FC20 -F870 -000A -FE2B -DF9B -0005 -0006 -DF95 -E002
HSHTTL IRQ MISFLG NMI NUMBKP OUTCH PDATA PTM PTMTM2	-FC2B -FC06 -FFE4 -DF8F -FFEC -0008 -0001 -0003 -E000 -E004	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE PDATA1 PTMC13 PTMTM3	-FC35 -0000 -FAD8 -0008 -FAB7 -0008 -0008 -0008 -0002 -E000 -E006	HSHDOT INITVT LASTOP MSHOWP NMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS	-FC33 -F844 -DF99 -FA79 -FA7D -001B -DFFC -003E -E001 -E700	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PRTADR PTMSTA READ	-FC14 -F87D -FAC1 -FE36 -FAB0 -0004 -DF93 -FE21 -E001 -FD79	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4	-FC20 -F870 -000A -FE2B -DF9B -0005 -0006 -DF95 -E002 -FC94
HSHTTL IRQ MISFLG NMI NUMBKP OUTCH PDATA PTM	-FC2B -FC06 -FFE4 -DF8F -FFEC -0008 -0001 -0003 -E000	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE PDATA1 PTMC13	-FC35 -0000 -FAD8 -0008 -FAB7 -0008 -0008 -0008 -0002 -E000	HSHDOT INITVT LASTOP MSHOWP NMIR NUMVTR PAUSER PROMPT PTMC2	-FC33 -F844 -DF99 -FA79 -FA7D -001B -DFFC -003E -E001	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PRTADR PTMSTA	-FC14 -F87D -FAC1 -F236 -FAB0 -0004 -DF93 -FE21 -E001	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1	-FC20 -F870 -000A -FE2B -DF9B -0005 -0006 -DF95 -E002
HSHTTL IRQ MISFLG NMI NUMBKP OUTCH PDATA PTM PTMTM2	-FC2B -FC06 -FFE4 -DF8F -FFEC -0008 -0001 -0003 -E000 -E004	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE PDATA1 PTMC13 PTMTM3	-FC35 -0000 -FAD8 -0008 -FAB7 -0008 -0008 -0008 -0002 -E000 -E006	HSHDOT INITVT LASTOP MSHOWP NMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS	-FC33 -F844 -DF99 -FA79 -FA7D -001B -DFFC -003E -E001 -E700	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PRTADR PTMSTA READ	-FC14 -F87D -FAC1 -FE36 -FAB0 -0004 -DF93 -FE21 -E001 -FD79	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4	-FC20 -F870 -000A -FE2B -DF9B -0005 -0006 -DF95 -E002 -FC94
HSHTTL IRQ MISFLG NMI NUMBKP OUTCH PDATA PTM PTMTM2 REGAGN REGP1	-FC2B -FC06 -FFE4 -DF8F -FFEC -0008 -0001 -0003 -E000 -E004 -FCC3	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE PDATA1 PTMC13 PTMTM3 REGCHG REGP2	-FC35 -0000 -FAD8 -0008 -FAB7 -0008 -0002 -0002 -E000 -E006 -FC70 -FC81	HSHDOT INITVT LASTOP MSHOWP MMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS REGCNG REGP3	-FC33 -F844 -DF99 -FA79 -FA7D -O01B -DFFC -003E -E001 -E700 -FC9D -FC92	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PTADR PTMSTA READ REGMSK REGPRS	-FC14 -F87D -FAC1 -FE36 -FAB0 -0004 -DF93 -FE21 -E001 -FD79 -FC50	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4 REGNXC REGPRT	-FC20 -F870 -000A -FE2B -DF9B -0005 -0006 -DF95 -E002 -FC94 -FCB1 -FC6F
HSHTTL IRQ MISFLG NMI OUTCH PDATA PTM PTMTM2 REGAGN REGP1 REGRTN	-FC2B -FC06 -FFE4 -FFE7 -FFEC -0008 -0001 -0003 -E000 -E004 -FC23 -FC78 -FC9B	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE PDATA1 PTMC13 PTMTA3 REGCHG REGP2 REGSKP	-FC35 -0000 -FAD8 -0008 -FAB7 -0008 -0002 -E000 -E0006 -FC70 -FC81 -FCAA	HSHDOT INITVT LASTOP MSHOWP NMIR PAUSER PROMPT PTMC2 RAMOFS REGCNG REGP3 REGTF1	-FC33 -F844 -DF99 -FA79 -FA79 -FA7D -001B -DFFC -003E -E001 -FC90 -FC9D -FC92 -FC29	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PTADR PTMSTA REGRSK REGPRS REGTF2	-FC14 -F87D -FAC1 -FA80 -O004 -DF93 -FE21 -E001 -FC50 -FAB3 -FCD6	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4 REGNXC REGPRT REGTWO	-FC20 -F870 -000A -F22B -DF9B -0005 -0006 -DF95 -E002 -FC94 -FC94 -FC8B
HSHTTL IRQ MISFLG NMI NUMBKP OUTCH PDATA PTM PTMTM2 REGAGN REGP1 REGRTN RESET	-FC2B -FC06 -FFE4 -DF8F -FFEC -0008 -0001 -0003 -E000 -E0004 -FC03 -FC78 -FC9B -F837	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE PDATA1 PTMC13 PTMTM3 REGCHG REGP2 REGSKP RESET2	-FC35 -0000 -FAD8 -0008 -FAB7 -0008 -0002 -E000 -E0006 -FC70 -FC81 -FCAA -F83D	HSHDOT INITVT LASTOP MSHOWP NMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS REGCNG REGP3 REGTF1 ROM2OF	-FC33 -F844 -DF99 -FA79 -FA79 -O01B -DFFC -003E -E001 -FC90 -FC90 -FC92 -FCC9 -F000	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PTADR PTMSTA READ REGMSK REGPRS REGTF2 ROM2WK	-FC14 -F87D -FAC1 -FA80 -FAB0 -DF93 -FE21 -E001 -FC79 -FC50 -FAB3 -FCD6 -DF66	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4 REGNXC REGPRT REGTWO ROMBEG	-FC20 -F870 -000A -F2B -DF9B -0005 -0006 -DF95 -E002 -FC94 -FC94 -FCB1 -FC6F -FCBB -F800
HSHTTL IRQ MISFLG NMI NUMBKP OUTCH PDATA PTM PTMTM2 REGAGN REGP1 REGRTN RESET ROMSIZ	-FC2B -FC06 -FFE4 -DF8F -FFEC -0008 -0001 -0003 -E000 -E004 -FC03 -FC78 -FC78 -FC9B -F837 -0800	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE PDATA1 PTMC13 PTMTM3 REGCHG REGCHG REGP2 REGSKP RESET2 RSRVD	-FC35 -0000 -FAD8 -0008 -FAB7 -000B -0008 -0002 -E000 -E000 -E006 -FC70 -FC81 -FC81 -FC84 -FFD4	HSHDOT INITVT LASTOP MSHOWP NMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS REGCNG REGP3 REGTF1 ROM2OF RSRVDR	-FC33 -F844 -DF99 -FA79 -FA7D -001B -DFFC -003E -E001 -E700 -FC9D -FC92 -FC92 -FC00 -FC92	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PRTADR PTMSTA READ REGMSK REGPRS REGFF2 ROM2WK RSTACK	-FC14 -F87D -FAC1 -FA80 -DF93 -FE21 -E001 -FD79 -FC50 -FAB3 -FCD6 -DF66 -DF97	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4 REGNXC REGPRT REGTWO ROMBEG RTI	-FC20 -F870 -000A -FE2B -DF9B -0005 -0006 -DF95 -E002 -FC94 -FCB1 -FCB1 -FC6F -FC8B -F800 -FABC
HSHTTL IRQ MISFLG NMI NUMBKP OUTCH PDATA PTM PTMTM2 REGAGN REGAGN REGP1 REGRTN RESET ROMSIZ RTS	-FC2B -FC06 -FFE4 -DF8F -FFEC -0008 -0001 -0003 -E000 -E004 -FCC3 -FC78 -FC78 -FC78 -FC9B -F837 -0800 -FAF0	HSHCOK INCHNP IRQR MONITR NUMFUN PAUSE PDATA1 PTMC13 PTMTM3 REGCHG REGCHG REGSKP RESET2 RSRVD SEND	-FC35 -0000 -FAD8 -0008 -FAB7 -0008 -0002 -E000 -E006 -FC70 -FC81 -FC81 -FC84 -F83D -FFD4 -F9EC	HSHDOT INITVT LASTOP MSHOWP NMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS REGCNG REGP3 REGTF1 ROM2OF RSRVDR SIGNON	-FC33 -F844 -DF99 -FA79 -O01B -DFFC -003E -E001 -E700 -FC9D -FC92 -FC92 -FC92 -FC99 -F000 -FAD8 -F8C9	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PTMSTA READ REGMSK REGPRS REGFF2 ROM2WK RSTACK SKIP2	-FC14 -F87D -FAC1 -FE36 -FAB0 -0004 -DF93 -FE21 -F079 -FC50 -FAB3 -FCD6 -DF97 -008C	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4 REGNXC REGPRT REGTWO ROMBEG RTI SLEVEL	-FC20 -F870 -000A -FE2B -DF9B -0005 -0006 -DF95 -E002 -FC94 -FC94 -FC8B -FC6F -FC6B -FC8B -F880 -FABC -DFF8
HSHTTL IRQ MISFLG MISFLG NMI VUMBKP OUTCH PDATA PTM PTMTM2 REGAGN REGP1 REGRTN RESET ROMSIZ RTS SPACE	-FC2B -FC06 -FFE4 -DF8F -FFEC -0008 -0001 -0003 -E000 -E004 -FCC3 -FC78 -FC78 -FC9B -F837 -0800 -FAF0 -0007	HSHCOK INCHNP IRQR MONITR NMICON PAUSE PDATA1 PTMC13 PTMTM3 REGCHG REGP2 REGSKP RESET2 RSRVD SEND STACK	-FC35 -0000 -FAD8 -0008 -0008 -0002 -E000 -E006 -FC70 -FC81 -FCAA -F83D -FFD4 -F9EC -DF51	HSHDOT INITVT LASTOP MSHOWP MMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS REGCNG REGP3 REGTF1 ROM2OF RSRVDR SIGNON STLDFT	-FC33 -F844 -DF99 -FA79 -FA70 -O01B -DFFC -003E -E001 -E700 -FC90 -FC92 -FC29 -F000 -FAD8 -F8C9 -FEC3	HSHLNE INTVE LDDP MUPBAD OUT2HS PCNTER PRTADR PTMSTA READ REGMSK REGPRS REGFF2 ROM2WK RSTACK SKIP2 SWI	-FC14 -F87D -FAC1 -FE36 -FAB0 -0004 -DF93 -FE21 -F001 -FD79 -FC50 -FAB3 -FCD6 -DF66 -DF97 -008C -FFE8	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4 REGNXC REGPRT REGTWO ROMBEG RTI SLEVEL SWI2	-FC20 -F870 -000A -FE2B -DF9B -0005 -0006 -DF95 -E002 -FC94 -FC8D -FC6F -FC8B -F800 -FABC -FABC -FFDC
HSHTTL IRQ MISFLG MISFLG NMI VUMBKP OUTCH PDATA PTM PTMTM2 REGAGN REGP1 REGRTN RESET ROMSIZ RTS SPACE SWI2R	-FC2B -FC06 -FFE4 -FFEC -0008 -0001 -0003 -E000 -E0004 -FCC3 -FC78 -FC9B -FC9B -F837 -0800 -FAF0 -FAD8	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE PDATA1 PTMC13 PTMTM3 REGCHG REGP2 REGSKP RESET2 RSRVD SEND SEND STACK SWI3	-FC35 -0000 -FAD8 -0008 -FAB7 -000B -0002 -E000 -E0006 -FC70 -FC81 -FCAA -F83D -FFD4 -F9EC -DF51 -FFD8	HSHDOT INITVT LASTOP MSHOWP NMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS REGCNG REGP3 REGTF1 ROM2OF RSRVDR SIGNON STLDFT SWI3R	-FC33 -F844 -DF99 -FA79 -FA79 -O01B -DFFC -003E -E001 -FC90 -FC90 -FC92 -FC92 -FC00 -FC92 -FC00 -FAD8 -F8C9 -FEC3 -FAD8	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PTMSTA REGMSK REGPRS REGTF2 ROM2WK RSTACK SKIP2 SWI SWIBFL	-FC14 -F87D -FAC1 -FAB0 -O004 -DF93 -FE21 -FD79 -FC50 -FAB3 -FCD6 -DF66 -DF97 -008C -FFE8 -DFFB	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4 REGNXC REGPRT REGTWO ROMBEG RTI SLEVEL SWI2 SWICNT	-FC20 -F870 -000A -FE2B -DF9B -0005 -0006 -DF95 -E002 -FC94 -FC81 -FC8B -FC8B -F800 -FABC -DFF8 -FFDC -DF90
HSHTTL IRQ MISFLG MISFLG NMI VUMBKP OUTCH PDATA PTM PTMTM2 REGAGN REGP1 REGRTN RESET ROMSIZ RTS SPACE	-FC2B -FC06 -FFE4 -DF8F -FFEC -0008 -0001 -0003 -E000 -E004 -FCC3 -FC78 -FC78 -FC9B -F837 -0800 -FAF0 -0007	HSHCOK INCHNP IRQR MONITR NMICON PAUSE PDATA1 PTMC13 PTMTM3 REGCHG REGP2 REGSKP RESET2 RSRVD SEND STACK	-FC35 -0000 -FAD8 -0008 -0008 -0002 -E000 -E006 -FC70 -FC81 -FCAA -F83D -FFD4 -F9EC -DF51	HSHDOT INITVT LASTOP MSHOWP MMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS REGCNG REGP3 REGTF1 ROM2OF RSRVDR SIGNON STLDFT	-FC33 -F844 -DF99 -FA79 -FA70 -O01B -DFFC -003E -E001 -E700 -FC90 -FC92 -FC29 -F000 -FAD8 -F8C9 -FEC3	HSHLNE INTVE LDDP MUPBAD OUT2HS PCNTER PRTADR PTMSTA READ REGMSK REGPRS REGFF2 ROM2WK RSTACK SKIP2 SWI	-FC14 -F87D -FAC1 -FE36 -FAB0 -0004 -DF93 -FE21 -F079 -FC50 -FAB3 -FCD6 -DF66 -DF97 -008C -FFE8	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4 REGNXC REGPRT REGTWO ROMBEG RTI SLEVEL SWI2	-FC20 -F870 -000A -FE2B -DF9B -0005 -0006 -DF95 -E002 -FC94 -FC8D -FC6F -FC8B -F800 -FABC -FABC -FFDC
HSHTTL IRQ MISFLG MISFLG NMI VUMBKP OUTCH PDATA PTM PTMTM2 REGAGN REGP1 REGRTN RESET ROMSIZ RTS SPACE SWI2R	-FC2B -FC06 -FFE4 -FFEC -0008 -0001 -0003 -E000 -E0004 -FCC3 -FC78 -FC9B -FC9B -F837 -0800 -FAF0 -FAD8	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE PDATA1 PTMC13 PTMTM3 REGCHG REGP2 REGSKP RESET2 RSRVD SEND SEND STACK SWI3	-FC35 -0000 -FAD8 -0008 -FAB7 -000B -0002 -E000 -E0006 -FC70 -FC81 -FCAA -F83D -FFD4 -F9EC -DF51 -FFD8	HSHDOT INITVT LASTOP MSHOWP NMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS REGCNG REGP3 REGTF1 ROM2OF RSRVDR SIGNON STLDFT SWI3R	-FC33 -F844 -DF99 -FA79 -FA79 -O01B -DFFC -003E -E001 -FC90 -FC90 -FC92 -FC92 -FC00 -FC92 -FC00 -FAD8 -F8C9 -FEC3 -FAD8	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PTMSTA REGMSK REGPRS REGTF2 ROM2WK RSTACK SKIP2 SWI SWIBFL	-FC14 -F87D -FAC1 -FAB0 -O004 -DF93 -FE21 -FD79 -FC50 -FAB3 -FCD6 -DF66 -DF97 -008C -FFE8 -DFFB	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4 REGNXC REGPRT REGTWO ROMBEG RTI SLEVEL SWI2 SWICNT	-FC20 -F870 -000A -FE2B -DF9B -0005 -0006 -DF95 -E002 -FC94 -FC81 -FC8B -FC8B -F800 -FABC -DFF8 -FFDC -DF90
HSHTTL IRQ MISFLG NMI OUTCH PDATA PTM PTMTM2 REGRIN REGP1 REGRIN RESET ROMSIZ RTS SPACE SWI2R SWIDNE TSTACK	-FC2B -FC06 -FFE4 -FFE7 -FFEC -0008 -0001 -0003 -E000 -E0004 -FC78 -FC78 -FC78 -FC78 -FC9B -F837 -0800 -FAF0 -0007 -FAD8 -F8B5	HSHCOK INCHNP IRQR MONITR NMICON PAUSE PDATA1 PTMC13 PTMTM3 REGCHG REGCHG REGSKP RESET2 RSRVD SEND SEND SEND STACK SWI3 SWILP VCTRSW	-FC35 -0000 -FAD8 -0008 -0008 -0002 -E000 -E0006 -FC70 -FC81 -FC81 -FFD4 -F9EC -F51 -FFD8 -F8A8 -F8A8 -0009	HSHDOT INITVT LASTOP MSHOWP NMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS REGCNG REGP3 REGTF1 ROM2OF RSRVDR SIGNON STLDFT SWI3R SWIR VECTAB	-FC33 -F844 -DF99 -FA79 -FA7D -001B -DFFC -003E -E001 -FC9D -FC9D -FC92 -FCC9 -F000 -FAD8 -F8C9 -F805 -FA08 -F895 -DFC2	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PTMSTA READ REGMSK REGPRS REGTF2 ROM2WK RSTACK SKIP2 SWI SWIBFL SWIVTB WINDOW	-FC14 -F87D -FAC1 -FAB0 -O004 -DF93 -FE21 -E001 -FC79 -FC50 -FAB3 -FCD6 -DF66 -DF97 -008C -FFE8 -DFFB -FF87D -FF8	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4 REGNXC REGPRT REGTWO ROMBEG RTI SLEVEL SWI2 SWICNT TRACEC WORKPG	-FC20 -F870 -000A -F2B -DF9B -0005 -0006 -DF95 -E002 -FC94 -FC94 -FCB1 -FC6F -FCBB -F800 -FABC -DFF8 -FFDC -DF90 -DF91 -DF90
HSHTTL IRQ MISFLG NMI NUMBKP OUTCH PDATA PTM PTMTM2 REGRTN REGR1 REGRTN RESET ROMSIZ RTS SPACE SWI2R SWI2R SWI2R SWIDNE TSTACK XQCIDT	-FC2B -FC06 -FFE4 -FFE7 -FFEC -0008 -0001 -0003 -E000 -E0004 -FC23 -FC78 -FC9B -FC9B -FC9B -F837 -0800 -FAF0 -0007 -FAD8 -F8B5 -DF51 -FA72	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE PDATA1 PTMC13 PTMTM3 REGCHG REGCHG REGCHG REGEP2 REGSKP RESET2 RSRVD SEND SEND SEND SEND SEND SEND SEND SEN	-FC35 -0000 -FAD8 -0008 -FAB7 -0008 -0002 -E000 -E000 -E000 -FC70 -FC81 -FC81 -FC84 -FFD4 -F9EC -DF51 -FFD8 -F5D8 -F5D8 -F8A8 -0009 -FA6E	HSHDOT INITVT LASTOP MSHOWP NMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS REGCNG REGP3 REGTF1 ROM2OF RSRVDR SIGNON SIGNON SIGNON SIGNON SUIAT SWI3R SWIR VECTAB ZBKCMD	-FC33 -F844 -DF99 -FA79 -FA7D -DFFC -003E -E001 -E700 -FC9D -FC9D -FC92 -FC92 -FC00 -FAD8 -F8C9 -FEC3 -F829 -FEC3 -F829 -FEC3 -F829 -F22 -FAD8	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PRTADR PTMSTA READ REGMSK REGPRS REGTF2 ROM2WK RSTACK SKIP2 SWI SWIBFL SWIVTB WINDOW ZBKPNT	-FC14 -F87D -FAC1 -FA80 -DF93 -FE21 -E001 -FD79 -FC50 -FA83 -FCD6 -DF66 -DF97 -008C -FF88 -FF88 -FF87D -F87D -FA03	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4 REGPXC REGPRT REGTWO ROMBEG RTI SLEVEL SWI2 SWICNT TRACEC WORKPG ZIN2	-FC20 -F870 -000A -F2PB -DF9B -0005 -0006 -DF95 -E002 -FC94 -FC81 -FC6F -FC8B -F800 -FABC -DFF8 -F5DC -DF90 -DF91 -DF00 -FA2A
HSHTTL IRQ MISFLG NMI NUMBKP OUTCH PDATA PTM PTMTM2 REGAGN REGRTN RESET ROMSIZ RTS SPACE SWI2R SWIDNE TSTACK XQCIDT ZINCH	-FC2B -FC06 -FFE4 -DF8F -FFEC -0008 -0001 -0003 -E000 -E004 -FC78 -FC78 -FC78 -FC78 -FC78 -FC78 -FC78 -FA50 -FA50 -FA51 -FA72 -FA11	HSHCOK INCHNP IRQR MONITR NUMFUN PAUSE PDATA1 PTMC13 PTMTM3 REGCHG REGCHG REGCHG REGEP2 REGSKP RESET2 RSRVD SEND STACK SWI3 SWILP VCTRSW XQPAUS ZINCHP	-FC35 -0000 -FAD8 -0008 -FAB7 -000B -0002 -E000 -E006 -FC70 -FC81 -FC81 -FC84 -F83D -FFD4 -F9EC -DF51 -FFD8 -FFD8 -FFD8 -FFD8 -FFD8 -FA6E -FA0F	HSHDOT INITVT LASTOP MSHOWP MMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS REGCNG REGP3 REGTF1 ROM2OF RSRVDR SIGNON STLDFT SWI3R SWIR VECTAB ZBKCMD ZMONT2	-FC33 -F844 -DF99 -FA79 -FA7D -O01B -DFFC -003E -E001 -FC90 -FC90 -FC92 -FC92 -FC00 -FAD8 -F8C9 -FEC3 -FAD8 -F825 -DF22 -FAD5 -F8E6	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PRTADR PTMSTA READ REGMSK REGPRS REGTF2 ROM2WK RSTACK SKIP2 SWI SWIBFL SWIVTB WINDOW ZBKPNT ZMONTR	-FC14 -F87D -FAC1 -FE36 -FAB0 -DF93 -FE21 -E001 -FD79 -FC50 -FAB3 -FCD6 -DF66 -DF97 -008C -FFE8 -FFE8 -F87D -FF8 -F87D -FAD3 -F8D2	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4 REGNXC REGPRT REGTWO ROMBEG RTI SLEVEL SWI2 SWICNT TRACEC WORKPG ZIN2 ZOT2HS	-FC20 -F870 -000A -FE2B -DF9B -0005 -0006 -DF95 -E002 -FC94 -FCB1 -FCB1 -FCBB -F800 -FABC -DFF8 -FFDC -DFF8 -FFDC -DF90 -DF91 -DF90 -FA2A -F9F2
HSHTTL IRQ MISFLG MISFLG NMI PDATA PTM PTMTM2 REGAGN REGP1 REGRTN RESET ROMSIZ RTS SPACE SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R	-FC2B -FC06 -FFE4 -FFEC -0008 -0001 -0003 -E000 -E0004 -FCC3 -FC78 -FC9B -FC78 -FC9B -F837 -0800 -FAD8 -F8B5 -F8B5 -F8B5 -F72 -FA11 -F9F0	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE PDATA1 PTMC13 PTMTM3 REGCHG REGP2 REGSKP RESET2 RSRVD SEND STACK SWI3 SWILP VCTRSW XQPAUS ZINCHP ZOTCH1	-FC35 -0000 -FAD8 -0008 -0008 -0008 -0002 -E000 -E000 -FC70 -FC81 -FC84 -F83D -FFD4 -F92C -DF51 -FFD8 -F8A8 -F8A8 -F8A8 -F8A8 -F8A8 -F8A8 -F8A8	HSHDOT INITVT LASTOP MSHOWP MMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS REGCNG REGP3 REGTF1 ROM2OF RSRVDR SIGNON STLDFT SWI3R SWIR VECTAB ZBKCMD ZMONT2 ZOTCH2	-FC33 -F844 -DF99 -FA79 -FA7D -O01B -DFFC -003E -E001 -FC9D -FC92 -FC92 -FC09 -FC00 -FAD8 -F805 -FAD8 -F895 -FAD5 -F826 -FA37	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PTADR PTMSTA READ REGMSK REGPRS REGTF2 ROM2WK RSTACK SKIP2 SWI SWIBFL SWIVTB WINDOW ZBKPNT ZMONTR ZOTCH3	-FC14 -F87D -FAC1 -FA80 -O004 -DF93 -FE21 -F001 -FC79 -FC50 -FA83 -FCD6 -DF66 -DF76 -DF66 -DF97 -008C -FFE8 -DFFB -F87D -FA03 -F8D2 -FA39	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4 REGNXC REGPRT REGTWO ROMBEG RTI SLEVEL SWI2 SWICNT TRACEC WORKPG ZIN2 ZOT2HS ZOUT2H	-FC20 -F870 -000A -F2B -DF9B -0005 -0006 -DF95 -E002 -FC94 -FCB1 -FC6F -FCBB -F800 -FABC -DF78 -FFDC -DF90 -F590 -F900 -F922 -F9D9
HSHTTL IRQ MISFLG NMI PUMBKP OUTCH PDATA PTM PTM PTMTM2 REGAGN REGP1 REGRTN RESET ROMSIZ RTS SPACE SW12R SW12R SW12R SW12R SW12R SW12R SW12R SW12R SW12R SW12R SW12R SW12R	-FC2B -FC06 -FFE4 -FFE7 -FFE7 -0008 -0001 -0003 -E000 -E000 -F000 -FC78 -FC78 -FC78 -FC78 -FC9B -F837 -0800 -FA78 -F8B5 -DF51 -F9F0 -F9E6	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE PDATA1 PTMC13 PTMC13 PTMTM3 REGCHG REGP2 REGSKP RESET2 RSRVD SEND SEND SEND STACK SWI3 SWILP VCTRSW XQPAUS ZINCHP ZOTCH1 ZPAUSE	-FC35 -0000 -FAD8 -0008 -FAB7 -0008 -0002 -E0000 -E0000 -FC70 -FC81 -FC84 -FFD4 -FFD4 -FFD51 -FFD8 -F8A8 -F9551 -FFD8 -FA6E -FA0F -FA2E -FA4E	HSHDOT INITVT LASTOP MSHOWP NMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS REGCNG REGP3 REGTF1 ROM2OF RSRVDR SIGNON STLDFT SWI3R SWIR VECTAB ZBKCMD ZMONT2 ZOTCH2 ZPCRLF	-FC33 -F844 -DF99 -FA79 -FA7D -O01B -DFFC -003E -E001 -FC90 -FC92 -FC92 -FC29 -FC29 -FC29 -FC29 -FC29 -FEC3 -FAD8 -F825 -FAD8 -F895 -FAD5 -F825 -FAD5 -F825 -FAD5 -FA37 -FA3D	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PRTADR PTMSTA REGMSK REGPRS REGTF2 ROM2WK RSTACK SKIP2 SWI SWIBFL SWIVTB WINDOW ZBKPNT ZMONTR ZOTCH3 ZPCRLS	-FC14 -F87D -FAC1 -FAB0 -O004 -DF93 -FE21 -E001 -FD79 -FC50 -FAB3 -FCD6 -DF66 -DF76 -DF76 -FF88 -DFF8 -F87D -FAD3 -FAD3 -FAD3 -FA39 -FA32	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4 REGNXC REGPRT REGTWO ROMBEG RTI SLEVEL SWI2 SWICNT TRACEC WORKPG ZIN2 ZOT2HS	-FC20 -F870 -000A -FE2B -DF9B -0005 -0006 -DF95 -E002 -FC94 -FCB1 -FCB1 -FCBB -F800 -FABC -DFF8 -FFDC -DFF8 -FFDC -DF90 -DF91 -DF90 -FA2A -F9F2
HSHTTL IRQ MISFLG MISFLG NMI PDATA PTM PTMTM2 REGAGN REGP1 REGRTN RESET ROMSIZ RTS SPACE SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R SWI2R	-FC2B -FC06 -FFE4 -FFEC -0008 -0001 -0003 -E000 -E0004 -FCC3 -FC78 -FC9B -FC78 -FC9B -F837 -0800 -FAD8 -F8B5 -F8B5 -F8B5 -F72 -FA11 -F9F0	HSHCOK INCHNP IRQR MONITR NMICON NUMFUN PAUSE PDATA1 PTMC13 PTMTM3 REGCHG REGP2 REGSKP RESET2 RSRVD SEND STACK SWI3 SWILP VCTRSW XQPAUS ZINCHP ZOTCH1	-FC35 -0000 -FAD8 -0008 -0008 -0008 -0002 -E000 -E000 -FC70 -FC81 -FC84 -F83D -FFD4 -F92C -DF51 -FFD8 -F8A8 -F8A8 -F8A8 -F8A8 -F8A8 -F8A8 -F8A8	HSHDOT INITVT LASTOP MSHOWP MMIR NUMVTR PAUSER PROMPT PTMC2 RAMOFS REGCNG REGP3 REGTF1 ROM2OF RSRVDR SIGNON STLDFT SWI3R SWIR VECTAB ZBKCMD ZMONT2 ZOTCH2	-FC33 -F844 -DF99 -FA79 -FA7D -O01B -DFFC -003E -E001 -FC9D -FC92 -FC92 -FC09 -FC00 -FAD8 -F805 -FAD8 -F895 -FAD5 -F826 -FA37	HSHLNE INTVE LDDP MUPBAD NMITRC OUT2HS PCNTER PTADR PTMSTA READ REGMSK REGPRS REGTF2 ROM2WK RSTACK SKIP2 SWI SWIBFL SWIVTB WINDOW ZBKPNT ZMONTR ZOTCH3	-FC14 -F87D -FAC1 -FA80 -O004 -DF93 -FE21 -F001 -FC79 -FC50 -FA83 -FCD6 -DF66 -DF76 -DF66 -DF97 -008C -FFE8 -DFFB -F87D -FA03 -F8D2 -FA39	HSHNXT INTVS LF MUPDAT NUMBER OUT4HS PCRLF PSTACK PTMTM1 REG4 REGNXC REGPRT REGTWO ROMBEG RTI SLEVEL SWI2 SWICNT TRACEC WORKPG ZIN2 ZOT2HS ZOUT2H	-FC20 -F870 -000A -F2B -DF9B -0005 -0006 -DF95 -E002 -FC94 -FCB1 -FC6F -FCBB -F800 -FABC -DF78 -FFDC -DF90 -F590 -F900 -F922 -F9D9

Symbol	Define		Refere	nces								
.ACIA	92											
	69											
.AVTBL .BSDTA	69 87											
.BSOFF	88											
.BSON	86											
.CIDTA	80											
.CIOFF	81											
.CION	79											
.CMDL1	70											
.CMDL2	91											
.CODTA	83											
.COOFF	84											
.COON	82											
.ECHO	94											
.EXPAN	90											
.FIRQ	74											
.HSDTA	85											
.IRQ	75											
.NMI	77											
.PAD	93											
.PAUSE	89											
.PTM	95											
.RESET	78											
.RSVD	71											
.SWI	76											
.SWI2	73											
.SWI3	72	<u>ດ</u> ເດ	000	074	0 - 0							
ACIA	21	253	822	834	850	1/10	1400	1424	1445	1/50	1457	
ADDR ARMBK 2	130 1366	1236 770	1388 1354	1389	1399	1418	1428	1434	1445	1453	1457	
ARMBLP	1353	1357	1334									
ARMLOP	1368	1374										
ARMNSW	1361	1359										
BASEPG	132	183	781									
BELL	33	779	701									
BKPTBL	124	1635										
BKPTCT	118	383	1367	1591	1604	1631	1636					
BKPTOP	126											
BLD2	189	193										
BLD3	195	198										
BLDBAD	1285	1336										
BLDHEX	1298	1247										
BLDHXC	1299	418										
BLDHXI	1296	1230										
BLDNNB	1216	1161	1394									
BLDNUM	1219	1283	1489	1585	1589							
BLDRTN	204	202										
BLDSHF	1304	1308										
BLDVTR	180	215										
BRKPT	63	1381										
BSDCMP BSDEOL	941 945	939 937										
BSDLD1	945 916	919	946									
BSDLD1 BSDLD2	918	925	940									
BSDNXT	936	942										
BSDPUN	974	910										
BSDSRT	943	923	947									
BSDTA	908	247	1505									
BSOFF	888	248	1507									
BSOFLP	896	897										
BSON	877	246	1504									
BSON2	881	879										
BSPEOF	1030	1018										
BSPGO	984	1017										
BSPMRE	1006	1008										
BSPOK	989	987										
BSPSTR	1029	994										
BSPUN2	1026	1000	1002	1003	1006							
BSPUNC	1027	1014	020	020	026							
BYTE	950	927	930	932	936							
BYTHEX BYTRTS	962 960	950 965	953									
CAN	960 37	965 708	715	1335								
CBKADD	1616	1586	110	1000								
CBKADL	1624	1627										
CBKADT	1629	1625										
CBKDLE	1594	1590										
CBKDLM	1600	1603										
CBKDLP	1595	1598										
CBKDSL	1607	1611										
CBKDSP	1605	1584	1632									
CBKERR	1628	1588	1596	1618	1622	1654	1666					

CBKLDR	1635	300	380	1351	1366						
CBKPT	1584	500	500	1001	1000						
CBKRTS CBKSET	1592 1634	1606 1594	1605	1616							
CCALBS	1504	1524									
CCALL CDBADN	1377 1496	503 1490	1492	1509							
CDCNT	1482	1480	1172	1302							
CDISP	1471	506									
CDISPS CDNUM	1478 1489	1475 1364	1387	1466	1471	1476	1499	1501	1519	1532	1543
<b>GD 0T</b>	1504	1549	1558	1560							
CDOT CEN2	1534 1651	405 1646	1362								
CENCDE	1640	509									
CEND1 CENGET	1659 1649	1652 1658									
CENLP1	1653	1656									
CENLP2 CGO	1665 1341	1668 512									
CGOBRK	1380	1382									
CHKABT	706 711	698 707	761								
CHKRTN CHKSEC	710	707									
CHKWT	712	709	714								
CIDTA CIOFF	822 841	240 241	722								
CION	832	239	345								
CIRTN CLOAD	827 1513	825 515									
CLVDFT	1521	1518									
CLVOFS CMD	1516 377	1513 351	1527 436								
CMD2	412	422	100								
CMD3 CMDBAD	421 432	419 461	1285	1496	1628						
CMDCMP	447	452	1205	1490	1020						
CMDDDL CMDEL C	384	388									
CMDFLS CMDGOT	441 424	450 413									
CMDMEM	460	417									
CMDNEP CMDNOL	380 389	797 381	385	459							
CMDSCH	427	431	442								
CMDSIZ CMDSME	443 438	440 428									
CMDTB2	493	251									
CMDTBL CMDXQT	497 456	230 407	410	464							
CMEM	1387	518	410	101							
CMEM2 CMEM4	1389 1394	1421 1401	1438 1405								
CMEMA	1388	462	1405								
CMENUM	1402	1395									
CMESTR CMNOTB	1409 1423	$\begin{array}{c}1414\\1417\end{array}$									
CMNOTC	1407	1398									
CMNOTL CMNOTO	1431 1416	1424 1408									
CMNOTŨ	1440	1432									
CMPADP CMPADS	1437 1435	408 1441	462	1429							
CMSPCE	1419	1411									
CNULLS CNVGOT	1543 1328	521 1322									
CNVHEX	1319	964	1299								
CNVOK CNVRTS	1329 1330	1309 1284	1300	1320	1324	1326	1369				
CODTA	849	243	565	1320	1924	1320	1309				
CODTAD	866	869	0.61								
CODTAO CODTLP	867 861	851 863	861								
CODTPD	858	856									
CODTRT COFFS	864 1558	853 524									
COFNO1	1572	1569									
CONV1 CONV2	1680 1688	1642 1659									
COOFF	842	244									
COON CPUNCH	833 1499	242 527	346								
CR	35	424	618	664	855	1031	1163	1182	1425	1493	1651
CREG CSTLEV	1099 1548	530 533									
CO T T E V	T040	222									

CTRACE CTRCE 3 CVER	1532 1535 1527	536 763 539									
CWINDO	1466	542									
DELIM	150	748	754	1220	1233	1253					
DFTCHP	23	254									
DFTNLP DLE	24	254									
EOT	36 32	852 340	649	681	735	779	1029	1031			
ERRMSG	779	433	786	001	, 55	,,,,	1025	1001			
ERROR	786	311									
EXP1	1229	250									
EXP2 EXPADD	1247 1263	1231 1279	1248								
EXPCDL	1203	1249	1266								
EXPCHM	1267	1259									
EXPDLM	1230	1234									
EXPRTN	1245	1254	1272								
EXPSUB EXPTDI	1273 1251	1268 1270									
EXPTDL	1252	1238	1241	1244							
EXPTRM	1283	1260	1273								
FIRQ	1703	1703	1717								
FIRQR GOADDR	813 1346	234 1341	1377								
GONDFT	1364	1348	1377								
HIVTR	97	589									
HSBLNK	1043	1046	1000								
HSDRTN HSDTA	1089 1040	1059 245	1083 1088	1482							
HSHCHR	1040	1081	1000	1402							
HSHCOK	1078	1076									
HSHDOT	1077	1074									
HSHLNE	1057	1087									
HSHNXT HSHTTL	1065 1048	1068 1056									
INCHNP	53	917	921	963	1334	1644	1650				
INITVT	230	185									
INTVE	261	194									
INTVS IRO	253 1704	194 1704	1718								
IRQR	805	235	1/10								
LASTOP	136	749	1536								
LDDP	781	294	737	806							
LF	34 148	620	635	666	1031 769	1423 883	894	1361			
MISFLG MONITR	61	399 219	616	738	709	003	094	1301			
MSHOWP	735	745									
MUPBAD	1459	1456									
MUPDAT NMI	1453 1706	1403 1706	1413 1720								
NMICON	769	739	1/20								
NMIR	737	237									
NMITRC	763	741	744								
NUMBER	134	398 1305	463 1306	1176 1402	1252 1494	1257 1634	1262	1264	1275	1296	1297
NUMBKP	26	123	125	386	1355	1371	1617	1630			
NUMFUN	65	310									
NUMVTR	96	121	187								
OUT2HS OUT4HS	57 58	1066 751	1153 1062	1571 1150	1674 1449	1576	1609				
OUTCH	54	393	882	890	893	980	1079	1139	1143	1393	1427
		1462									
PAUSE	64	721									
PAUSER PCNTER	$\frac{114}{142}$	249 390	1239								
PCRLF	59	378	1041	1058	1090	1158	1436	1578	1613	1676	
PDATA	56	349	788	996	1020						
PDATA1	55	435	747								
PROMPT PRTADR	25 1445	391 1437									
PSTACK	140	395	432								
PTM	22	39	40	41	42	43	44	256	350	352	353
		355	356	358	1537	1539					
PTMC13	40	356	2=0								
PTMC2 PTMSTA	41 39	355	358								
PTMTM1	42	352	353	1539							
PTMTM2	43										
PTMTM3	44	100									
RAMOFS READ	18 1333	108 404	421	1255	1298	1409					
REG4	1154	1173	1183		-						
REGAGN	1186	1164									

REGCHG REGCNG	1132 1161	1101 1146									
REGMSK	1120	1134									
REGNXC	1174	1162									
REGP1	1135	1140	1156								
REGP2	1141	1137									
REGP3	1152	1148	700								
REGPRS REGPRT	765 1131	752 765	796 1099								
REGRTN	1159	1198	1000								
REGSKP	1169	1172									
REGTF1	1188	1191									
REGTF2	1194	1197									
REGTWO	1180	1178	1 8 0 1								
RESET RESET2	214 216	238 220	1721								
RESEIZ ROM2OF	210	199									
ROM2WK	152										
ROMBEG	17	20	108	164	1713						
ROMSIZ	19	20	1713								
RSRVD	1700	1714									
RSRVDR	806	231	70F								
RSTACK RTI	138 771	342 813	785								
RTS	838	784	841	842							
SEND	565	621	637	665	679						
SIGNON	339	347									
SKIP2	46	860	1151	1217	1520						
SLEVEL	120	743	1550	1553	1000	1100	1 4 0 0				
SPACE	60 1 F F	1044 214	1051	1053	1070	1170	1420				
STACK STLDFT	155 1552	1548									
SWI	1705	1705	1719								
SWI2	1702	1702	1716								
SWI2R	803	233									
SWI3	1701	1701	1715								
SWI3R	804	232	200	1260							
SWIBFL SWICNT	116 146	298 293	308 638	1360 740							
SWIDNE	308	299	303	, 10							
SWILP	302	305									
SWIR	293	236									
SWIR SWIVTB	293 280	280	281	282	283	284	285	286	287	288	289
SWIVTB	280	280 290	291	314		284	285	286	287	288	289
SWIVTB TRACEC	280 144	280 290 400			283 1533	284	285	286	287	288	289
SWIVTB TRACEC TSTACK	280 144 154	280 290	291	314		284	285	286	287	288	289
SWIVTB TRACEC	280 144	280 290 400	291	314		284 426	285 429	286 565	287 591	288 622	289 721
SWIVTB TRACEC TSTACK VCTRSW	280 144 154 62	280 290 400 1186 180 722	291 756 345 822	314 759 346 834	1533 350 850	426 854	429 857	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW	280 144 154 62	280 290 400 1186 180 722 1221	291 756 345 822 1482	314 759 346 834 1504	1533 350 850 1505	426	429	565	591	622	721
SWIVTB TRACEC TSTACK VCTRSW VECTAB	280 144 154 62 122	280 290 400 1186 180 722 1221 1703	291 756 345 822 1482 1704	314 759 346 834	1533 350 850	426 854	429 857	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW	280 144 154 62 122 128	280 290 400 1186 180 722 1221 1703 1242	291 756 345 822 1482 1704 1467	314 759 346 834 1504	1533 350 850 1505	426 854	429 857	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG	280 144 154 62 122	280 290 400 1186 180 722 1221 1703	291 756 345 822 1482 1704	314 759 346 834 1504	1533 350 850 1505	426 854	429 857	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW	280 144 154 62 122 128 128	280 290 400 1186 180 722 1221 1703 1242 109	291 756 822 1482 1704 1467 110	314 759 346 834 1504 1705	1533 350 850 1505	426 854	429 857	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD	280 144 154 62 122 122 128 108 722 721 797	280 290 400 1186 180 722 1221 1703 1242 109 609 608 753	291 756 345 822 1482 1704 1467 110 706 697 755	314 759 346 834 1504 1705 713 712 757	1533 350 850 1505 1706	426 854	429 857	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKPNT	280 144 154 62 122 128 108 722 721 797 796	280 290 400 1186 180 722 1221 1703 1242 109 609 608 753 290	291 756 345 822 1482 1704 1467 110 706 697	314 759 346 834 1504 1705 713 712	1533 350 850 1505 1706 866	426 854 1507	429 857	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKPNT ZIN2	280 144 154 62 122 128 108 722 721 797 796 622	280 290 400 1186 180 722 1221 1703 1242 109 609 609 609 609 609 619	291 756 345 822 1482 1704 1467 110 706 697 755 307	314 759 346 834 1504 1705 713 712 757 807	1533 350 850 1505 1706 866	426 854 1507	429 857	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKPNT ZIN2 ZINCH	280 144 154 62 122 128 108 722 721 797 796 622 609	280 290 400 1186 180 722 1221 1703 1242 109 609 608 753 290 619 280	291 756 345 822 1482 1704 1467 110 706 697 755	314 759 346 834 1504 1705 713 712 757	1533 350 850 1505 1706 866	426 854 1507	429 857	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKPNT ZIN2	280 144 154 62 122 128 108 722 721 797 796 622 609 608	280 290 400 1186 180 722 1221 1703 1242 109 609 609 609 609 609 619	291 756 345 822 1482 1704 1467 110 706 697 755 307	314 759 346 834 1504 1705 713 712 757 807	1533 350 850 1505 1706 866	426 854 1507	429 857	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKCMD ZBKPNT ZIN2 ZINCH ZINCH ZINCHP	280 144 154 62 122 128 108 722 721 797 796 622 609	280 290 400 1186 180 722 1221 1703 1242 109 609 608 753 290 619 280 610	291 756 345 822 1482 1704 1467 110 706 697 755 307	314 759 346 834 1504 1705 713 712 757 807	1533 350 850 1505 1706 866	426 854 1507	429 857	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKPNT ZIN2 ZINCH ZINCH ZINCHP ZMONT2 ZMONTR ZOT2HS	280 144 154 62 122 128 108 722 721 797 796 622 609 608 350 342 568	280 290 400 1186 180 722 1221 1703 1242 109 609 608 753 290 619 280 619 280 610 344 288 284	291 756 345 822 1482 1704 1467 110 706 697 755 307	314 759 346 834 1504 1705 713 712 757 807	1533 350 850 1505 1706 866	426 854 1507	429 857	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKPNT ZIN2 ZINCH ZINCHP ZMONT2 ZMONTR ZOT2HS ZOT4HS	280 144 154 62 122 128 108 722 721 797 796 622 609 608 350 342 568 567	280 290 400 1186 180 722 1221 1703 1242 109 609 608 753 290 619 280 610 348 284 284	291 756 345 822 1482 1704 1467 110 706 697 755 307	314 759 346 834 1504 1705 713 712 757 807	1533 350 850 1505 1706 866	426 854 1507	429 857	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKCMD ZBKCMD ZBKPNT ZIN2 ZINCH ZINCH ZINCHP ZMONT2 ZMONTR ZOT2HS ZOT2HS ZOTCH1	280 144 154 62 122 122 128 108 722 721 797 796 622 609 608 350 342 568 567 633	280 290 400 1186 180 722 1221 1703 1242 109 609 608 753 290 619 280 610 344 288 284 288 281	291 756 345 822 1482 1704 1467 110 706 697 755 307	314 759 346 834 1504 1705 713 712 757 807	1533 350 850 1505 1706 866	426 854 1507	429 857	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKCMD ZBKPNT ZINCH ZINCH ZINCH ZINCHP ZMONT2 ZMONTR ZOT2HS ZOT2HS ZOTCH1 ZOTCH2	280 144 154 62 122 128 108 721 797 796 622 609 608 350 342 568 350 342 568 350 342 567 633 637	280 290 400 1186 180 722 1221 1703 1242 109 609 608 753 290 619 280 610 344 288 284 284 285 281 579	291 756 345 822 1482 1704 1467 110 706 697 755 307 612	314 759 346 834 1504 1705 713 712 757 807 614	1533 350 850 1505 1706 866 760	426 854 1507 762	429 857 1537	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKCMD ZBKCMD ZBKPNT ZIN2 ZINCH ZINCH ZINCHP ZMONT2 ZMONTR ZOT2HS ZOT2HS ZOTCH1	280 144 154 62 122 122 128 108 722 721 797 796 622 609 608 350 342 568 567 633	280 290 400 1186 180 722 1221 1703 1242 109 609 608 753 290 619 280 610 344 288 284 288 281	291 756 345 822 1482 1704 1467 110 706 697 755 307	314 759 346 834 1504 1705 713 712 757 807	1533 350 850 1505 1706 866	426 854 1507	429 857	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKPNT ZIN2 ZINCH ZINCHP ZMONT2 ZMONTR ZOT2HS ZOT4HS ZOTCH1 ZOTCH2 ZOTCH3 ZOUT2H ZOUT2H	280 144 154 62 122 122 128 108 722 721 797 796 622 609 608 350 342 568 567 633 637 633 637 638 554 561	280 290 400 1186 180 722 1221 1703 1242 109 609 608 753 290 619 280 619 280 619 280 619 280 619 280 579 575 558	291 756 345 822 1482 1704 1467 110 706 697 755 307 612	314 759 346 834 1504 1705 713 712 757 807 614	1533 350 850 1505 1706 866 760	426 854 1507 762	429 857 1537	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKCMD ZBKCMD ZBKCMD ZINCH ZINCH ZINCH ZINCH ZINCH ZINCH ZOTCH2 ZOTCH1 ZOTCH1 ZOTCH3 ZOTCH3 ZOUT2H ZOUT2H ZOUTHX ZPAUSE	280 144 154 62 122 122 128 108 722 721 797 796 622 609 608 350 342 568 567 633 637 638 554 561 697	280 290 400 1186 180 722 1221 1703 1242 109 609 608 753 290 610 344 288 281 579 590 567 558 291	291 756 345 822 1482 1704 1467 110 706 697 755 307 612 595 568	314 759 346 834 1504 1705 713 712 757 807 614	1533 350 850 1505 1706 866 760	426 854 1507 762	429 857 1537	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKCMD ZBKPNT ZIN2 ZINCH ZINCHP ZMONT2 ZMONTR ZOT2HS ZOT2HS ZOTCH1 ZOTCH2 ZOTCH3 ZOTCH3 ZOTCH3 ZOTCH3 ZOTCH3 ZOTCH3 ZOTCH3 ZOTCH4 SCOTCH3 ZOTCH3 ZOTCH4 ZOTCH3 ZOTCH4 ZOTC	280 144 154 62 122 128 108 722 721 797 796 622 609 608 350 342 568 567 633 637 638 554 561 697 651	280 290 400 1186 180 722 1221 1703 1242 109 609 608 753 290 619 280 610 344 288 284 288 284 285 281 579 590 567 558 291 286	291 756 345 822 1482 1704 1467 110 706 697 755 307 612 595 568 1049	314 759 346 834 1504 1705 713 712 757 807 614	1533 350 850 1505 1706 866 760	426 854 1507 762	429 857 1537	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKCMD ZBKPNT ZINCH ZINCH ZINCH ZINCH ZINCH ZMONT2 ZMONTR ZOT2HS ZOT2HS ZOT2HS ZOTCH1 ZOTCH2 ZOTCH3 ZOUT2H ZOUTHX ZPAUSE ZPCRLF ZPCRLS	280 144 154 62 122 128 108 721 797 796 622 609 608 350 342 568 350 342 568 557 633 637 638 554 561 697 651 649	280 290 400 1186 180 722 1221 1703 1242 609 608 753 290 619 608 753 290 610 344 288 284 284 284 285 281 579 590 567 558 291 286 634	291 756 345 822 1482 1704 1467 110 706 697 755 307 612 595 568	314 759 346 834 1504 1705 713 712 757 807 614	1533 350 850 1505 1706 866 760	426 854 1507 762	429 857 1537	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKCMD ZBKPNT ZIN2 ZINCH ZINCH ZINCH ZINCH ZINCH ZMONT2 ZMONTR ZOT2HS ZOT2HS ZOT2HS ZOTCH1 ZOTCH1 ZOTCH2 ZOTCH3 ZOUT2H ZOUTHX ZPAUSE ZPCRLF ZPCRLS ZPDATA	280 144 154 62 122 128 108 721 797 796 622 609 608 350 342 568 567 633 637 638 554 561 697 651 649 664	280 290 400 1186 180 722 1221 1703 1242 109 609 608 753 290 619 280 610 344 288 284 285 281 579 590 567 558 291 286 634 283	291 756 345 822 1482 1704 1467 110 706 697 755 307 612 595 568 1049	314 759 346 834 1504 1705 713 712 757 807 614	1533 350 850 1505 1706 866 760	426 854 1507 762	429 857 1537	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKCMD ZBKPNT ZINCH ZINCH ZINCH ZINCH ZINCH ZMONT2 ZMONTR ZOT2HS ZOT2HS ZOT2HS ZOTCH1 ZOTCH2 ZOTCH3 ZOUT2H ZOUTHX ZPAUSE ZPCRLF ZPCRLS	280 144 154 62 122 128 108 721 797 796 622 609 608 350 342 568 350 342 568 557 633 637 638 554 561 697 651 649	280 290 400 1186 180 722 1221 1703 1242 609 608 753 290 619 608 753 290 610 344 288 284 284 284 285 281 579 590 567 558 291 286 634	291 756 345 822 1482 1704 1467 110 706 697 755 307 612 595 568 1049	314 759 346 834 1504 1705 713 712 757 807 614	1533 350 850 1505 1706 866 760	426 854 1507 762	429 857 1537	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKCMD ZBKPNT ZIN2 ZINCH ZINCH ZINCHP ZMONT2 ZMONT2 ZMONTR ZOT2HS ZOTCH1 ZOTCH2 ZOTCH3 ZOTCH1 ZOTCH2 ZOTCH3 ZOTCH3 ZOTCH1 ZOTCH2 ZOTCH3 ZOTCH3 ZOTCH1 ZOTCH2 ZOTCH3 ZOTCH1 ZOTCH2 ZOTCH3 ZOTCH1 ZOTCH2 ZOTCH3 ZOTCH1 ZOTCH2 ZOTCH3 ZOTCH1 ZOTCH2 ZOTCH3 ZOTCH1 ZOTCH2 ZOTCH3 ZOTCH1 ZDTLP ZPAUSE ZPCRLF ZPDTA1 ZPDTA1 ZPDTA1 ZPDTA1	280 144 154 62 122 128 108 722 721 797 796 622 609 608 350 342 568 350 342 568 567 633 637 638 554 561 697 651 649 664 664 679 578	280 290 400 1186 180 722 1221 1703 1242 109 609 608 753 290 610 344 288 280 610 344 288 284 285 281 579 590 567 558 291 286 634 283 283 283 283	291 756 345 822 1482 1704 1467 110 706 697 755 307 612 595 568 1049 651	314 759 346 834 1504 1705 713 712 757 807 614	1533 350 850 1505 1706 866 760	426 854 1507 762	429 857 1537	565 974	591 978	622 982	721 1022
SWIVTB TRACEC TSTACK VCTRSW VECTAB WINDOW WORKPG XQCIDT XQPAUS ZBKCMD ZBKPNT ZIN2 ZINCH ZINCHP ZMONT2 ZMONT2 ZMONTR ZOT2HS ZOTCH1 ZOTCH1 ZOTCH1 ZOTCH2 ZOTCH3 ZOUT2H ZOUT2H ZOUT2H	280 144 154 62 122 128 108 722 721 797 796 622 609 608 350 342 568 350 342 568 567 633 637 638 554 561 697 651 649 664 680 679	280 290 400 1186 180 722 1221 1703 1242 109 609 608 753 290 619 280 610 344 288 284 285 281 579 590 567 558 291 286 634 282 282 636	291 756 345 822 1482 1704 1467 110 706 697 755 307 612 595 568 1049 651	314 759 346 834 1504 1705 713 712 757 807 614	1533 350 850 1505 1706 866 760	426 854 1507 762	429 857 1537	565 974	591 978	622 982	721 1022

# APPENDIX C MACHINE CODE TO INSTRUCTION CROSS REFERENCE

## **C.1 INTRODUCTION**

This appendix contains a cross reference between the machine code, represented in hexadecimal and the instruction and addressing mode that it represents. The number of MPU cycles and the number of program bytes is also given. Refer to Table C-1.

# Table C-1. Machine Code to Instruction Cross Reference

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	•	<b>A</b>			31	LEAY	<b>≜</b>	4+	2+	61	•	<b>∧</b>		
02	•				32	LEAS	↓ ↓	4+	2+	62	•			
03	СОМ		6	2	33	LEAU	Indexed	4+	2+	63	СОМ		6+	2+
04	LSR		6	2	34	PSHS	immed	5+	2	64	LSR		6+	2+
05	•				35	PULS	▲	5+	2	65	•			
06	ROR		6	2	36	PSHU	₩	5+	2	66	ROR		6+	2+
07	ASR		6	2	37	PULU	Immed	5+	2	67	ASR		6+	2+
08	ASL, LSL	1	6	2	38	•	Inherent			68	ASL, LSL		6+	2+
09	ROL	-	6	2	39	RTS	▲	5	1	69	ROL		6+	2+
0A	DEC	1	6	2	ЗA	ABX		3	1	6A	DEC		6+	2+
0B	•				3B	RTI	1	6/15	1	6B	•			
0C	INC		6	2	3C	CWAI		20	2	6C	INC		6+	2+
0D	TST		6	2	3D	MUL		11	1	6D	TST		6+	2+
0E	JMP	1	3	2	3E	•				6E	JMP		3+	2+
0F	CLR	Direct	6	2	3F	SWI	Inherent	19	1	6F	CLR	Indexed	6+	2+
10	Page 2	_	_	-	40	NEGA	Inherent	2	1	70	NEG	Extended	7	3
11	Page 3	_	_	_	41	•	<b>A</b>			71	•	▲		
12	NOP	Inherent	2	1	42	•				72	•			
13	SYNC	inherent		1	43	COMA		2	1	73	COM		7	3
14	*				44	LSRA		2	1	74	LSR		7	3
15	•				45	*				75	•			
16	LBRA	Relative	5	3	46	RORA	1	2	1	76	ROR		7	3
17	LBSR	Relative		3	47	ASRA		2	1	77	ASR		7	3
18	•	noiativo	U	Ū	48	ASLA, LSLA		2	1	78	ASL, LSL		7	3
19	DAA	Inherent	2	1	49	ROLA		2	1	79	ROL		7	3
1A	ÓRCC	Immed	3	2	4A	DECA		2	1	7A	DEC		7	3
1B	•	-	0	2	4B	*		-	•	7B	•			•
1C	ANDCC	Immed	3	2	4C	INCA		2	1	7C	INC		7	3
10	SEX	Inherent		1	4D	TSTA		2	1	7D	TST		7	3
1E	EXG	Immed	8	2	4E	•	Ţ	-	•	7E	JMP	L	4	3
1F	TFR	Immed	6	2	4F	CLRA	Inherent	2	1	7F	CLR	Extended	•	3
15	irn	mmed	0	2	-11	CLIA	Inderent	2	'	,,	GEN	Extended	,	Ũ
20	BRA	Relative	3	2	50	NEGB	Inherent	2	1	80	SUBA	Immed	2	2
21	BRN	. ▲	3	2	51	•	<b>A</b>			81	CMPA	4	2	2
22	BHI		3	2	52	•				82	SBCA		2	2
23	BLS		3	2	53	COMB		2	1	83	SUBD		4	3
24	BHS, BCC		3	2	54	LSRB	1	2	1	84	ANDA		2	2
25	BLO, BCS		3	2	55	•				85	BITA		2	2
26	BNE		3	2	56	RORB		2	1	86	LDA		2	2
27	BEQ		3	2	57	ASRB	1	2	1	87	•			
28	BVC		3	2	58	ASLB, LSLB		2	1	88	EORA		2	2
29	BVS		3	2	59	ROLB		2	1	89	ADCA		2	2
20 2A	BPL		3	2	5A	DECB	<u> </u>	2	1	8A	ORA		2	2
2B	BMI		3	2	5B	•		-	•	88	ADDA	T	2	2
2D 2C	BGE		3	2	5C	INCB		2	1	8C	CMPX	Immed	4	3
20 2D	BLT		3	2	5C 5D	TSTB		2	1	8D	BSR	Relative	7	2
						131D +		۷	1	8D 8E	LDX		3	2
2E	BGT	<b>V</b>	3	2	5E 5F		Inharart	2	1	8E 8F	•	Immed	3	3
2F	BLE	Relative	3	2	55	CLRB	Inherent	4	I	or				

#### LEGEND:

~Number of MPU cycles (less possible push pull or indexed-mode cycles)

# Number of program bytesDenotes unused opcode

# Table C-1. Machine Code to Instruction Cross Reference (Continued)

ОР 90	<b>Mnem</b> SUBA	<b>Mode</b> Direct	~ 4	# 2	<b>OP</b>	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
91	СМРА	Å	4	2	C0 C1	SUBB CMPB	Immed	2 2	2 2		Da - a 0 au			
92	SBCA		4	2	C2	SBCB	Ť	2	2		-	d 3 Machine	9	
93	SUBD		6	2	C3	ADDD		4	3			des		
94	ANDA		4	2	C4	ANDB		2	2	1021	LBRN	Relative	5	4
95	BITA		4	2	C5	BITB	Immed	2	2	1022	LBHI		5(6)	4
96	LDA		4	2	C6	LDB	Immed	2	2	1023	LBLS		5(6)	4
97 00	STA		4	2	C7	•	. ▲			1024	LBHS, LBCC		5(6)	4
98 99	EORA		4	2	C8	EORB		2	2	1025	LBCS, LBLO		5(6)	4
99 9A	ADCA ORA		4 4	2	C9	ADCB		2	2	1026	LBNE		5(6)	4
9B	ADDA		4	2 2	CA	ORB		2	2	1027	LBEQ		5(6)	4
9C	CMPX		6	2	СВ	ADF 3		2	2	1028	LBVC		5(6)	4
9D	JSR		7	2	CC	LDD		3	3	1029	LBVS		5(6)	4
9E	LDX		5	2	CD CE	LDU	<b>₩</b>	2	2	102A	LBPL		5(6)	4
9F	STX	Direct	5	2	CF	•	Immed	3	3	102B	LBMI		5(6)	4
										102C 102D	LBGE LBLT		5(6) 5(0)	4
A0	SUBA	Indexed	4+	2+	D0	SUBB	Direct	4	2	102D	LBGT	J	5(6) 5(6)	4
A1	CMPA	<b>A</b>	4+	2+	D1	СМРВ		4	2	102E	LBLE	▼ Relative	5(6)	4 4
A2	SBCA		4+	2+	D2	SBCB		4	2	103F	SWI2	Inherent	20	2
A3	SUBD		6+	2+	D3			6	2	1083	CMPD	Immed	5	4
A4	ANDA		4+	2+ .	D4 D5	ANDB BITB		4 4	2 2	108C	CMPY		5	4
A5	BITA		4+	2+	D5 D6	LDB		4	2	108E	LDY	Immed	4	4
A6	LDA		4+	2+	D0 D7	STB		4	2	1093	CMPD	Direct	7	3
A7 A8	STA		4+	2+	D8	EORB		4	2	109C	CMPY		7	3
А0 А9	EORA ADCA		4+	2+ 2+	D9	ADCB		4	2	109E	LDY		6	3
AA	ORA		4+ 4+	2+ 2+	DA	ORB		4	2	109F	STY	Direct	6	3
AB	ADDA		4+ 4+	2+	DB	ADDB		4	2	10A3	CMPD	Indexed	7+	3+
AC	CMPX		6+	2+	DC	LDD		5	2		CMPY	<b>↑</b>	7+	3+
AD	JSR		7+	2+	DD	STD		5	2		LDY		6+	3+
AE	LDX		5+	2+	DE	LDU	₩	5	2	10AF		Indexed	6+	3+
AF	STX	Indexed	5+	2+	DF	STU	Direct	5	2		CMPD CMPY	Extended	8	4
					EO	SUBB	Indexed	4+	2+	10BC		Ţ	8 7	4 4
B0	SUBA	Extended	5	3	E1	СМРВ	Â	4+	2+	10BF		Extended	7	4
B1	СМРА	<b>▲</b>	5	3	E2	SBCB		4+	2+	10CE		Immed	4	4
B2	SBCA		5	3	E3	ADDD		6+	2+	10DE		Direct	6	3
B3	SUBD		7	3	E4	ANDB		4+	2+	10DF		Direct	6	3
B4	ANDA		5	3	E5	BITB		4+	2+	10EE	LDS	Indexed	6+	3+
85 86	BITA LDA		5 5	3 3	E6	LDB		4+	2+	10EF	STS	Indexed	6+	3+
B0 B7	STA		5 5	3	E7	STB		4+	2+	10FE	LDS	Extended	7	4
B8	EORA		5	3	E8	EORB		4+	2+	10FF	STS	Extended		4
89	ADCA		5	3	E9	ADCB		4+	2+	113F	SWI3	Inherent		2
BA	ORA		5	3	EA EB	ORB ADDB		4+ 4+	2+ 2+		CMPU	Immed	5	4
BB	ADDA		5	3	EC	LDD		4+ 5+	2+ 2+		CMPS	Immed	5	4
BC	CMPX		7	3	ED	STD		5+	2+		CMPU CMPS	Direct	7	3
BD	JSR		8	3	ĒĒ	LDU	↓	5+	2+		CMPU	Direct Indexed	7 7⊥	3 3+
BE	LDX		6	3	EF	STU	Indexed	5+	2+		CMPS	Indexed		3+ 3+
BF	STX	Extended	6	3	50						CMPU	Extended		3 <del>-</del> 4
					F0	SUBB	Extended		3		CMPS	Extended		4
					F1 F2	CMPB SBCB	↑	5 5	3 3				•	·
					F3	ADDD		5 7	3					
					F4	ANDB		, 5	3					
					F5	BITB		5	3					
					F6	LDB		5	3					
					F7	STB		5	3					
NOTE	All unused opco	des are bot	h und	efined	F8	EORB		5	3					
	and illegal				F9	ADCB		5	3					
	č				FA	ORB	_ ¥	5	3					
					FB	ADDB	Extended		3					
					FC		Extended		3					
					FD FE	STD LDU	1	6	3					
					FE	STU	Extended	6 6	3 3					
					11			0	3					
						C-3/C-	4							

## APPENDIX D PROGRAMMING AID

## **D.1 INTRODUCTION**

This appendix contains a compilation of data that will assist you in programming the M6809 processor. Refer to Table D-1.

## Table D-1. Programming Aid

			idress Mode Relativ	<u>`</u>		5	3	2	1	0
Instruction	Forms	OP		#	Description	Ĥ	N	ź		c
BCC	BCC LBCC	24 10 24	3 ·· 5(6)	2 4	Branch C=0 Long Branch C=0	•	•	•	•	•
BCS	BCS LBCS	25 10 25	3 5(6)	2 4	Branch C = 1 Long Branch C = 1	•	•	•	•	•
BEQ	BEQ LBEQ	27 10 27	3 5(6)	2 4	Branch Z=0 Long Branch Z=0	•	•	•	•	•
BGE	BGE LBGE	2C 10 2C	3 5(6)	2 4	Branch≥Zero Long Branch≥Zero	•	•	•	•	•
BGT	BGT LBGT	2E 10 2E	3 5(6)	2 4	Branch>Zero Long Branch>Zero	••	•	•	•	:
ВНІ	BHI LBHI	22 10 22	3 5(6)	2 4	Branch Higher Long Branch Higher	•	•	•	•	:
внѕ	BHS LBHS	24 10 24	3 5(6)	2 4	Branch Higher or Same Long Branch Higher or Same	•	•	•	•	•
BLE	BLE LBLE	2F 10 2F	3 5(6)	2 4	Branch≤Zero Long Branch≤Zero	•	•	•	•	•
BLO	BLO LBLO	25 10 25	3 5(6)	2 4	Branch Iower Long Branch Lower	•	•	•	•	•

#### **Branch Instructions**

		A	ddress Mode							
	_		Relativ		]	5	3	2	1	0
Instruction	Forms	OP	~	#	Description	н	Ν	Z	V	С
BLS	BLS	23 10 23	3 5(6)	2	Branch Lower or Same Long Branch Lower or Same	•	•	•	•	•
BLT	BLT LBLT	2D 10 2D	3 5(6)	2 4	Branch <zero Long Branch<zero< td=""><td>•</td><td>•</td><td>•</td><td>•</td><td>•</td></zero<></zero 	•	•	•	•	•
BMI	BMI LBMI	2B 10 2B	3 5(6)	2 4	Branch Mínus Long Branch Mínus	•	•	•	•	•
BNE	BNE LBNE	26 10 26	3 5(6)	2 4	Branch Z≠0 Long Branch Z≠0	••	•	•	•	•
BPL	BPL LBPL	2A 10 2A	2 5(6)	2 4	Branch Plus Long Branch Plus	•	•	•	•	•
BRA	BRA LBRA	20 16	3 5	2 3	Branch Always Long Branch Always	•	•	•	•	•
BRN	BRN LBRN	21 10 21	3 5	2 4	Branch Never Long Branch Never	•	•	•	•	•
BSR	BSR LBSR	8D 17	7 9	2 3	Branch to Subroutine Long Branch to Subroutine	•	•	•	•	•
BVC	BVC LBVC	28 10 28	3 5(6)	2 4	Branch $V = 0$ Long Branch V = 0	•	•	•	•	•
BVS	BVS LBVS	29 10 29	3 5(6)	2 4	Branch V = 1 Long Branch V = 1	•	•	•	•	•

## Table D-1. Programming Aid (Continued)

#### SIMPLE BRANCHES

	OP	~	#
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LBRN	1021	5	4
BSR	8D	7	2
LBSR	17	9	3

SIMPLE CO	ONDITIONA	L BRANC	HES (Note	s 1-4)
Test	True	OP	False	OP
N = 1	BMI	2B	BPL	2A
Z == 1	BEQ	27	BNE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

SIGNED CO	ONDITIONA	L BRANC	HES (Note	s 1-4)	UNSIGNED	CONDITION	AL BRAN	ICHES (No	tes 1-4)
Test	True	OP	False	OP	Test	True	OP	False	OP
r>m	BGT	2E	BLE	2F	r>m	вні	22	BLS	23
r≥m	BGE	2C	BLT	2D	r≥m	BHS	24	BLO	25
r=m	BEQ	27	BNE	26	r = m	BEQ	27	BNE	26
r≤m	BLE	2F	BGT	2E	r≤m	BLS	23	BHI	22
r <m< td=""><td>BLT</td><td>2D</td><td>BGE</td><td>2C</td><td>r<m< td=""><td>BLO</td><td>25</td><td>BHS</td><td>24</td></m<></td></m<>	BLT	2D	BGE	2C	r <m< td=""><td>BLO</td><td>25</td><td>BHS</td><td>24</td></m<>	BLO	25	BHS	24

Notes:

1. All conditional branches have both short and long variations.

2. All short branches are 2 bytes and require 3 cycles.

3. All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset.

4. All conditional long branches require 4 bytes and 6 cycles if the branch is taken or 5 cycles if the branch is not taken.

		L			<b>_</b>			ddres	sing	Mode	S							T	Т	T	Т	Γ
		_	nmed	iate		Direc	t	l	ndex	ed	E	xten	ded			5	3	2	1			
Instruction	Forms	Op	~	#	Ор	-	#	Ор	~	#	Ор	~	#	Ор	-	#	Description	H				T
ABX	ļ													3A	3	1	$B + X \rightarrow X$ (Unsigned)	•	•	•	•	Τ
ADC	ADCA ADCB	89 C9	2	2		4	22	A9 E9		-	B9 F9	5 5	3				$A + M + C \rightarrow A$ B + M + C \to B	1	1	1	1	T
ADD	ADDA	8B	2	2	9B	4	2	AB		+	ВВ	5	3	+	<b> </b>	+	A+M→A	++	+÷	$\frac{1}{1}$	$\frac{1}{1}$	┢
	ADDB ADDD	CB C3	2	23	DB	4	2	EB E3	4+	2+	FB F3	5	3				$B + M \rightarrow B$ D + M:M + 1 $\rightarrow$ D		1			
AND	ANDA	84	2	2	94	4	2	A4		2+	B4	5	3	+	<u> </u>	1	$A \Lambda M \rightarrow A$	•	÷	÷	10	
	ANDB ANDCC	C4 1C	23	2	D4	4	2	E4		2+	F4		3				$ \begin{array}{c} B \ \Lambda \ M \rightarrow B \\ CC \ \Lambda \ IMM \rightarrow CC \end{array} $	•	i	li	ő	
ASL	ASLA			T			1	1	†		<u>†                                    </u>		1	48	2	1	A)	8	1.	1	1	t
	ASLB ASL				08	6	2	68	6+	2+	78	7	3	58	2	1	$B \left\{ \bigcup_{c} \leftarrow \bigcup_{b_7} \bigcup_{b_0} \leftarrow 0 \right\}$	8	1:	1	1	
ASR	ASRB					1		1	<u> </u>	1	<u> </u>		+	47	2	1		8	$\frac{1}{1}$	1	•	
	ASR ASR				07	6	2	67	6+	2+	77	7	3	57	2	1	$ B \left\{ \begin{array}{c} B \\ M \end{array} \right\} \left[ \begin{array}{c} \bullet \\ D_7 \end{array} \right] \left[ \begin{array}{c} \bullet \\ D_0 \end{array} \right] \left[ \begin{array}{c} \bullet \\ C \end{array} \\ \left[ \end{array} \left] \left[ \begin{array}{c} \bullet \\ C \end{array} \right] \left[ \begin{array}{c} \\ C \end{array} \right] \left[ \end{array} \left[ \end{array} \\ \left[ \end{array} \left] \left[ \end{array} \left[ $	8 8			•	
BIT	BITA BITB	85 C5	2 2	2 2	95 D5	44	2 2	A5 E5		2+ 2+	B5 F5	5 5	3 3				Bit Test A (Μ Λ Α) Bit Test B (Μ Λ B)	•	1	1	0	:
CLR	CLRA		1										1	4F	2	1	0-A	•	0	1	0	C
	CLRB				OF							_		5F	2	1	0→B	•	0	1	0	0
СМР	CMPA	81	2	2	91	6 4	2	6F A1	6+ 4+	2+	7F	7	3	$\vdash$			0-M	•	0	1	0	0
Civit	СМРВ		2	2	D1	4	2	E1	4+	2+	B1 F1	5	3				Compare M from A Compare M from B	8		1	1	1
	CMPD	10 83	5	4	10 93	7	3	10	7+	3+	10	8	4				Compare M:M + 1 from D	•				
	CMPS	11 8C	5	4	93 11 9C	.7	3	A3 11 AC	7+	3+	B3 11 BC	8	4				Compare M:M+1 from S	•	1	1	1	1
	CMPU	11 83	5	4	11 93	7	3	11 A3	7+	3+	11 B3	8	4				Compare M:M + 1 from U	•	1	:	1	1
	СМРХ	8C	4	3	9C	6	2	AC	6+	2+	BC	7	3				Compare M:M+1 from X		1	1	1	1
	СМРҮ	10 8C	5	4	10 9C	7	3	10 AC	7+	3+	10 BC	8	4				Compare M:M + 1 from Y	•	1	i	1	1
COM	СОМА										[		-	43	2	1	Ā-A	•	1	1	0	
	СОМВ												1	53	2	1	B→B	•			0	1
	СОМ				03	6	2	63	6+	2+	73	7	3				$\overline{M} \rightarrow M$	•	1	1	0	1
CWAI		3C	≥20	2													CC $\Lambda$ IMM $\rightarrow$ CC Wait for Interrupt					7
DAA														19	2	1	Decimal Adjust A	•	1	1	0	1
DEC	DECA DECB													4A 5A	2	1		•	1 1	1 1	1	•
	DEC				0A	6	2	6A	6+	2+	74	7	3				$M - 1 \rightarrow M$	•	1	1	1	٠
EOR	EORA EORB	88 C8	2 2	2 2	98 D8	4	2 2	A8 E8	4+ 4+	2+	B8	5	3				A₩M→A	•	1	1	0	٠
EXG	R1, R2	1E	8	2	- 00		~	LO	4+	2+	F8	5	3				$B \leftrightarrow M \rightarrow B$ $R1 \rightarrow R2^2$	•	1	1	0	•
INC	INCA	16	-											4C	2	-1	$A + 1 \rightarrow A$	•	•	٠	•	٠
	INCB									i				5C	2	1	$B + 1 \rightarrow B$			1 1	1	•
	INC				0C	6	2	6C	6+	2+	7C	7	3		_		$M + 1 \rightarrow M$		1	:		•
JMP					0E	3	2	6E	3+	2+	7E	4	3				EA <sup>3</sup> -PC	•	•	•	•	•
JSR					9D	7	2	AD	7+	2+	BD	8	3	- 1		-	Jump to Subroutine	•	•	•	•	•
LD	LDA	86	2	2	96	4	2	A6	4+	2+	B6	5	3				M→A	•	1	1	0	•
	LDB	C6	2	2	D6	4	2	E6	4+	2+	F6	5	3	1			M→B	•	1	1	0	٠
	LDD LDS	CC 10	3 4	3 4	DC 10	5	23	EC 10	5+ 6+	2+	FC	6	3				$M:M+1 \rightarrow D$	•	1	1	0	٠
	200	CE	-	4	DE	U	3	EE	υ+	3+	10 FE	7	4				$M:M + 1 \rightarrow S$	•	1	1	0	•
	LDU	CE	3	3	DE	5	2	EE	5+	2+	FE	6	3				M:M + 1U		;	1	0	•
	LDX	8E	3	3	9E	5	2	AE	5+	2+	BE	6	3				$M:M + 1 \rightarrow X$	•	1	1	ŏ	٠
	LDY	10 8E	4	4	10 9E	6	3	10 AE	6+	3+	10 BE	7	4				$M:M+1 \rightarrow Y$	•	1	1	0	•
LEA	LEAS		T		T	T		32	4+	2+							EA <sup>3</sup> →S	•	•	•	•	•
	LEAU							33	4+	2+		ĺ					EA <sup>3</sup> →U	•	•	•	•	•
	LEAX LEAY					1		30 31	4+	2+							$EA^3 \rightarrow X$ $EA^3 \rightarrow Y$	•	•	:	•	٠
	LEMI							31	4+	2+							±A <sup>∨</sup> → Υ	•	•	1	•	•

## Table D-1. Programming Aid (Continued)

#### Legend:

OP Operation Code (Hexadecimal)

~ Number of MPU Cycles

Number of Program Bytes #

Arithmetic Plus +

\_ Arithmetic Minus

٠ Multiply M Complement of M

**→** Transfer Into н

Half-carry (from bit 3) Ν Negative (sign bit)

Ζ Zero (Reset)

٧

Overflow, 2's complement С Carry from ALU

D-3

t Test and set if true, cleared otherwise

Not Affected ٠

СС Condition Code Register

Concatenation :

۷ Logical or

Λ Logical and

Logical Exclusive or ⊬

					-			dressi													.	
	-		media			Direc			dexe			tend			here		<b>D</b> eventering	5 H	3 N	2		1
Instruction	Forms	Op	~	#	Op	~	, #	Op	~	#	Ор	~	*	Ор	~	#	Description		IN .	Z	<u>-</u>	
LSL	LSLA LSLB													48 58	2	1		•	1			
	LSL				08	6	2	68	6+	2+	78	7	3	00	2	1				1		
LSR	LSRA						_							44	2	1	A) (1111111) (1	•	0	1	•	t
	LSRB								ļ					54	2	1		•	0	1	•	l
	LSR			L	04	6	2	64	6+	2+	74		3				b7 b0 c	•	0	1	•	ł
MUL														3D			A × B - D (Unsigned)	•	•	1	•	ļ
NEG	NEGA NEGB													40 50	2	1	Ā + 1→ A Ē + 1→ B	8 8	1			-
	NEG				00	6	2	60	6+	2+	70	7	3		2		$\overline{M} + 1 \rightarrow M$				1	1
NOP		<u> </u>		t										12	2	1	No Operation		•	•	٠	İ
OR	ORA	8A	2	2	9A	4	2	AA	4+	2+	ΒA	5	3				A V M-A	•	1	1	0	Γ
	ORB	CA	2	2	DA	4	2	EA	+	2+	FA	5	3				B V M→B	•	1	1	07	l
0011	ORCC	1A	3	2		-			-						<u> </u>			+			+ ·	ł
PSH	PSHS PSHU	34	5+ <sup>4</sup> 5+ <sup>4</sup>	22													Push Registers on S Stack Push Registers ori U Stack		•	•		
PUL	PULS	35	5+4	2													Pull Registers from S Stack			•	•	t
102	PULU	37	5+4	2													Pull Registers from U Stack	•	•	•	•	
ROL	ROLA													49	2	1		•	1	1	1	t
	ROLB						~				70			59	2	1			1	1	1	
ROR	ROL	ļ			09	6	2	69	6+	2+	79	7	3	46				•	1	1	•	
HUH	RORB													40	2	1	│ <u>₿</u> ╏ <b>└<b>→</b>∩<b>→</b>(┬┬┬┬┬┬┬┐</b> ┘ )					
	ROR				06	6	2	66	6+	2+	76	7	3	00			$M C b_7 b_0$	•	1	1	•	i
RTI		1												ЗB	6/15	1	Return From Interrupt					Ī
RTS	<u> </u>													39	5	1	Return from Subroutine	•	•	٠	•	
SBC	SBCA	82	2	2	92	4	2	A2	4+	2+	B2	5	3				$A - M - C \rightarrow A$	8	1	1	1	
	SBCB	C2	2	2	D2	4	2	E2	4+	2+	F2	5	3	10			B − M − C → B	8	1		1	ļ
SEX ST	STA				07	<u> </u>					07			1D	2		Sign Extend B into A A→M	•	1	1	0	╁
21	STA				97 D7	4	2	A7 E7	4+	2+ 2+	B7 ₽7	5 5	3				$B \rightarrow M$				0	İ
	STD	1			DD	5	2	ED	5+	2+	FD	6	3				$D \rightarrow M:M+1$	•	i		0	
	STS				10	6	3	10	6+	3+	10	7	4				$S \rightarrow M:M + 1$	•	1	1	0	
	STU				DF DF	5	2	EF EF	5+	2+	FF FF	6	3				  U-→ M:M + 1		١.		0	
	STX				9F	5	2	AF	5+	2+	BF	6	3				$X \rightarrow M \cdot M + 1$			1	0	
	STY				10	6	3	10		_	10	7	4				$Y \rightarrow M:M + 1$	•	1	1	0	
					9F			AF	6+	3+	BF										I	4
SUB	SUBA	80	2	2	90	4	2	A0	4+	2+	BO	5	3				$A - M \rightarrow A$	8	1	1	1	
	SUBB SUBD	C0	2	23	D0 93	4	2	E0 A3	4+6+	2+	F0 B3	5	3 3				$B - M \rightarrow B$ $D - M M + 1 \rightarrow D$	8				l
SWI	SWI <sup>6</sup>	03			35		2	~ ~		21	00	<u> </u>	5	3F	19	1	Software Interrupt 1	•	•	•	•	t
	SWI26				1									10	20		Software Interrupt 2	•	•	•	•	
	0.000				1									3F								
	SWI36													11 3F	20	1	Software Interrupt 3	•	•	•	•	
SYNC	<u> </u>				<u> </u>				<b> </b>					13	≥4		1 Synchronize to Interrupt		•		•	
TFR	R1, R2	1F	6	2		<u> </u>			<u> </u>							<u> </u>	R1→R2 <sup>2</sup>	•	•	•	•	
TST	TSTA	<u> </u>	<b>ب</b>			<u> </u>			┣					4D	2	1	Test A	•	:	1	0	
	TSTB					.								5D	2	1	Test B	•	1	li	0	
	TST				OD	6	2		6+	2+	7D	7	3		I		Test M		1	1	0	

## Table D-1. Programming Aid (Continued)

Notes:

1. This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, in Appendix F.

- 2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers. The 8 bit registers are: A, B, CC, DP
- The 16 bit registers are: X, Y, U, S, D, PC

- 4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
- 5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
- 6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.
- 7. Conditions Codes set as a direct result of the instruction.
- 8. Value of half-carry flag is undefined.
- 9. Special Case Carry set if b7 is SET.

<sup>3.</sup> EA is the effective address.

## APPENDIX E ASCII CHARACTER SET

### **E.1 INTRODUCTION**

This appendix contains the standard 112 character ASCII character set (7-bit code).

# E.2 CHARACTER REPRESENTATION AND CODE IDENTIFICATION

The ASCII character set is given in Figure E-1.

b7 b6 Bits	b5						0 0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1
	b4	b3	b2	b1		Column		1	2	3	4	5	6	7
	Ľ.				Row	Hex	0	1	2	3	4	5	6	7
	0	0	0	0	0	0	NUL	DLE	SP	0	@	Р	,	p
	0	0	0	1	1	1	SOH	DC1	ļ	1	A	Q	а	q
	0	0	1	0	2	2	STX	DC2	"	2	В	R	b	r
	0	0	1	1	3	3	ETX	DC3	#	3	С	S	с	s
	0	1	0	0	4	4	EOT	DC4	\$	4	D	Т	d	t
	0	_1	0	1	5	5	ENQ	NAK	%	5	E	U	е	u
	0	1	1	0	6	6	ACK	SYN	8	6	F	V	f	v
	0	1	1	1	7	7	BEL	ETB	,	7	G	W	g	w
	1	0	0	0	8	8	BS	CAN	(	8	н	Х	h	x
	1	0	0	1	9	9	нт	EM	)	9	1	Y	i	v
	1	0	1	0	10	Α	LF	SUB	•	:	J	Z	i	z
	1	0	1	1	11	В	VT	ESC	+	;	К	[]	k	
	1	1	0	0	12	С	FF	FS	,	<	L		1	
	1	1	0	1	13	D	CR	GS	- 1	=	м	]	m	1
	1	1	1	0	14	E	SO	RS		>	N	$\wedge$	n	~
	1	1	1	1	15	F	SI	US	1	?	0		0	DEL

Figure E-1. ASCII Character Set

.

Each 7-bit character is represented with bit seven as the high-order bit and bit one as the low-order bit as shown in the following example:

b7	b6	b5	b4	b3	b2	b1	b0
1	0	0	0	0	0	0	1

The bit representation for the character "A" is developed from the bit pattern for bits seven through five found above the column designated 4 and the bit pattern for bits four through one found to the left of the row designated 1.

A hexadecimal notation is commonly used to indicate the code for each character. This is easily developed by assuming a logic zero in the non-existant bit eight position for the column numbers and using the hexadecimal number for the row numbers.

## E.3 CONTROL CHARACTERS

The characters located in columns zero and one of Figure E-1 are considered control characters. By definition, these are characters whose occurrance in a particular context initiates, modifies, or stops an action that affects the recording, processing, transmission, or interpretation of data. Table E-1 provides the meanings of the control characters.

Mnemonic	Meaning	Mnemonic	Meaning
NUL	Null	DLE	Data Link Escape
SOH	Start of Heading	DC1	Device Control 1
STX	Start of Text	DC2	Device Control 2
EŢX	End of Text	DC3	Device Control 3
EOT	End of Transmission	DC4	Device Control 4
ENQ	Enquiry	NAK	Negative Acknowledge
ACK	Acknowledge	SYN	Synchronous Idle
BEL	Bell	ETB	End of Transmission Block
BS	Backspace	CAN	Cancel
HT	Horizontal Tabulation	EM	End of Medium
LF	Line Feed	SUB	Substitute
VT	Vertical Tabulation	ESC	Escape
FF	Form Feed	FS	File Separator
CR	Carriage Return	GS	Group Separator
SO	Shift Out	RS	Record Separator
SI	Shift In	US	Unit Separator
		DEL	Delete

### Table E-1. Control Characters

## **E.4 GRAPHIC CHARACTERS**

The characters in columns two through seven are considered graphic characters. These characters have a visual representation which is normally displayed or printed. These characters and their names are given in Table E-2.

## Table E-2. Graphic Characters

#### Symbol

#### Name

- SP Space (Normally Nonprinting)
- 1 Exclamation Point
- " Quotation Marks (Diaeresis)
- # Number Sign
- \$ Dollar Sign
- % Percent Sign
- & Ampersand
- ' Apostrophe (Closing Single Quotation Mark; Acute Accent)
- ( Opening Parenthesis
- ) Closing Parenthesis
- Asterisk
- + Plus
- , Comma (Cedilla)
- Hyphen (Minus)
- . Period (Decimal Point)
- / Slant
- 0...9 Digits 0 Through 9
  - : Colon
- ; Semicolon
- < Less Than
- = Equals
- > Greater Than
- ? Question Mark
- @ Commercial At
- A...Z Uppercase Latin Letters A Through Z
  - [ Opening Bracket
  - \ Reverse Slant
  - ] Closing Bracket
- ∧ Circumflex
- \_\_\_ Underline
- ' Opening Single Quotation Mark (Grave Accent)
- a...z Lowercase Latin Letters a Through z
- { Opening Brace
- Vertical Line
- ) Closing Brace
  - Tilde

~

# APPENDIX F OPCODE MAP

### **F.1 INTRODUCTION**

This appendix contains the opcode map and additional information for calculating required mchine cycles.

### **F.2 OPCODE MAP**

Table F-1 is the opcode map for M6809 processors. The number(s) by each instruction indicates the number of machine cycles required to execute that instruction. When the number contains an "I" (e.g., 4 + I), it indicates that the indexed addressing mode is being used and that an additional number of machine cycles may be required. Refer to Table F-2 to determine the additional machine cycles to be added.

Some instructions in the opcode map have two numbers, the second one in parenthesis. This indicates that the instruction involves a branch. The parenthetical number applies if the branch is taken.

The "page 2, page 3" notation in column one means that all page 2 instructions are preceded by a hexadecimal 10 opcode and all page 3 instructions are preceded by a hexadecimal 11 opcode.

Table F-1. Opcode Map

					0		-		2	e	•	4	ي. م	·	9	,	-	80	σ		٩	ß	U	0	ω	u
	EXT	1111	ш	5		5		5		2	5		ß	5		5		പ	ى	2		പ	9	ى	51,7 S	6,6+1,7 STS
	QNI	1110	E	4+1	38	4+1	ЪВ	4+1		6+1 D	4+1	л Д	B 4+1	4+1		4+1 0#1	SIB	4+1 18	4+1 3B	4+1	8	4+1 3B	5+1 D	5+1 STD	4,6,6+1,7 LDS	
	DIR	1101	٥	4	SUBB	4	CMPB	4	SBCB	6 ADDD	4	ANUB	4 BITB	4	LDB	4		4 EORB	4 ADCB	4	ORB	4 ADDB	5 LDD	£	+1,6	5,5+1,6 STU
	MMI	1100	ပ	2		2		2		4	2		2	2				2	2	2		2	в		3,5,5+1,6 LDU	
	EXT	1011	B	5		2		5		5,7,7 + 1,8 CMPU	5		2	5		5		Ð	5	5		2	5,7,7+1,8 CMPS	8	+1,7 )Y	6,6+1,7 STY
	QN	1010	A	4+1	SUBA	4+1	CMPA	4+1	SBCA	5,7,7 + 1,8 / 5 CMPD	4+1	ANUA	4+1 BITA	4+1	LDA	4+1 •1	SIA	4+1 EORA	4+1 ADCA	4+1	ORA	4+1 ADDA	5,7,7+1,8 / E	7+1 JSR	· 4,6,6+1,7 LDY	•
lits	DIR	1001	6	4	SU	4	CM	4	SB		4	- 1	4	4	С	4		4 E0	4 AD	4	JO	4 AD		٢	3,5,5+1,6 / LDX	5,5+1,6 STX
Most-Significant Four Bits	IMM	1000	8	2		2		2		4,6,6+1,7 SUBD	2		7	2				2	5	2		2	4,6,6+1,7 CMPX	7 BSR	3,5,5 LC	
st-Signific	ЕХТ	0111	7	7						7	7			7		7		7	7	7			7	7	4 4	7
Mo	DNI	0110	8	6+1	EG					6+1 M	6+1			6+1	R	6+1		6+1 (LSL)	6+1 )L	6+1	EC		6+1 C	6+1 T	3+1 JMP	R 6+1
	ACCB	0101	5	2	NE					2 COM	2	2		2	ROR	2	ASA	2 ASL (	2 ROL	2	DE		2 INC	2 TST		2 CLR
	ACCA	0100	4	2					l	2	2		1	2		2		7	2	2			2	2		2
		0011	3	4+1	LEAX	4+1	LEAY	4+1	LEAS	4+1 LEAU	5+1/by	CHC1	5+1/by PULS	5+1/by	PSHU	5+1/by	FULU		5 RTS	e	ABX	6/15 RTI	20 CWAI	11 MUL		19/20/20 SWI/2/3
	REL	0010	2	3 BRA		3 BRN/	PAGE3 5 LBRN	3 BHI/	5(6) LBHI	3 BLS/ 5(6) LBLS	3 BHS	2101 10101	3 BLO 5(6) (BCS)	3 BNE/	5(6) LBNE	3 BEQ/	2(0) LBEU	3 BVC/ 5(6) LBVC	3 BVS/ 5(6) LBVS	3 BPL/	5(6) LBPL	3 BMI/ 5(6) LBMI	3 3 BGE/ ANDCC5(6) LBGE	3 BLT/ 5(6) LBLT	3 BGT/ 5(6) LBGT	3 BLE/ 5(6) LBLE
		<b>6</b> 00	-		PAGE2		PAGE3			2 SYNC				5	LBRA	6	LBSH		2 DAA	3			3 ANDCC	2 SEX	8 EXG	
	DIR	80	0		D NEG					0011 3 COM	6 1 CD			9	0110 6 ROR	6	U111 / ASH	6 ASL (LSL)	6 9 ROL	9	1010 A DEC		1100 C INC	6 D TST	3 1110 E JMP	6 1111 F CLR
					0 0000		8		0010 2	0011 3		3	8 0101 5				5	1000	1001		1010 /	1011 B	1100 0	1101 0	1110 E	111
			Least Significant Four Bits																							

•

		No	on Indirect			1	ndirect		
Туре	Forms	Assembler Form	Postbyte OP Code	× ~	+ #	Assembler Form	Postbyte OP Code	+~~	1 #
Constant Offset From R	No Offset	,R	1RR00100	0	0	[,R]		+	+
(twos complement offset)	5 Bit Offset	n, R	ORRnnnn	1 T	ō	defaults	1RR10100	3	4
	8 Bit Offset	n, R	1RR01000	† †	1	[n, R]	1RR11000	+	Ł
	16 Bit Offset	n, R	1RR01001	4	2	[n, R]	18811000 18811001	4	<u> </u>
Accumulator Offset From R	A — Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	+	+
(twos complement offset)	B — Register Offset	B, R	18800101	1	ō	[B, R]	1RR10110	4	0
	D — Register Offset	D, R	1RR01011	4	ō	[D, R]	18811011	++	
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000	2	0		lowed	+-	۳
	Increment By 2	,R++	1RR00001	3	-	[.R++]	1RR10001	6	10
	Decrement By 1	,-R	1RR00010	2			lowed	<b>⊢°</b>	벁
	Decrement By 2	,R	1RR00011	3	0	[,R]	1RR10011	6	0
Constant Offset From PC	8 Bit Offset	n, PCR	1XX01100	1	1	(n, PCR)	1XX11100	4	
(twos complement offset)	16 Bit Offset	n, PCR	1XX01101	5	2	[n, PCR]	1XX11101		2
Extended Indirect	16 Bit Address				_	[n]	10011111	t	
	R = X, Y, U or S X = Don't Care	X = 00 Y = U = 10 S =		<u> </u>		<u>L''J</u>		5	2

# Table F-2. Indexed Addressing Mode Data

 $\stackrel{+}{\sim}$  and  $\stackrel{+}{\#}$  Indicate the number of additional cycles and bytes for the particular variation.

## APPENDIX G PIN ASSIGNMENTS

## **G.1 INTRODUCTION**

This appendix is provided for a quick reference of the pin assignments for the MC6809 and MC6809E processors. Refer to Figure G-1. Descriptions of these pin assignments are given in Section 1.

МС	6809	MC680	9E
Vss 🚺 1 💿	40 HALT		40 HALT
NMI 🛛 2	39 1 XTAL	NMI 1 2	39 <b>1</b> TSC
IRQ I 3	38 DEXTAL	IRQ I 3	38 LIC
FIRQ C 4	37 D RESET	FIRQ 4	37 D RESET
BSC 5	36 D MRDY	BSC 5	36 AVMA
BAC 6	35 <b>p</b> Q	BAC 6	35 0
VCC <b>[</b> 7	34 <b>D</b> E	VCC C 7	34 D E
A0 <b>1</b> 8	33 DMA/BREQ	A0 <b>0</b> 8	33 BUSY
A1 <b>0</b> '9	32 <b>P</b> R/W	A1 <b>0</b> 9	32 <b>1</b> R/W
A2 <b>d</b> 10	31 <b>D</b> D0	A2 0 10	31 D D0
A3 <b>0</b> 11	30 <b>p</b> D1	A3 <b>0</b> 11	30 D D1
A4 <b>[</b> 12	29 D D2	A4 🕻 12	29 D D2
A5 🖬 13	28 D D3	A5 <b>1</b> 13	28 D D3
A6 🕻 14	27 <b>D</b> D4	A6 <b>C</b> 14	27 D D4
A7 <b>C</b> 15	26 <b>D</b> D5	A7 <b>C</b> 15	26 D D5
A8 <b>c</b> 16	25 D6	A8 <b>C</b> 16	25 <b>D</b> D6
A9 <b>0</b> 17	24 <b>D</b> 7	A9 <b>C</b> 17	24 D D7
A10 <b>[</b> 18	23 <b>p</b> A15	A10 <b>C</b> 18	23 <b>D</b> A15
A11 <b>0</b> 19	22 <b>1</b> A14	A11 <b>0 1</b> 9	22 A14
A12 <b>C</b> 20	21 A13	A12 <b>C</b> 20	21 A13

Figure G-1. Pin Assignments

# APPENDIX H CONVERSION TABLES

## **H.1 INTRODUCTION**

This appendix provides some conversion tables for your convenience.

## H.2 POWERS OF 2, POWERS OF 16

Refer to Table H-1.

16m	2n		16m	2n	
m =	n =	Value	m =	n=	Value
0	0	1	4	16	65,536
-	1	2	-	17	131,072
-	2	4	-	18	262,144
-	3	8	_	19	524,288
1	4	16	5.	20	1,048,576
-	5	32	-	21	2,097,152
-	6	64	-	22	4,194,304
-	7	128	-	23	8,388,608
2	8	256	6	24	16,777,216
~	9	512	_ [	25	33,554,432
-	10	1,024	-	26	67,108,864
-	11	2,048	-	27	134,217,728
3	12	4,096	7	28	268,435,456
-	13	8,192		29	536,870,912
	14	16,384	-	30	1,073,741,824
	15	32,768	-	31	2,147,483,648

Table H-1. Powers of 2; Powers of 16

### H.3 HEXADECIMAL AND DECIMAL CONVERSION

Table H-2 is a chart that can be used for converting numbers from either hexadecimal to decimal or decimal to hexadecimal.

**H.3.1 CONVERTING HEXADECIMAL TO DECIMAL.** Find the decimal weights for corresponding hexadecimal characters beginning with the least-significant character. The sum of the decimal weights is the decimal value of the hexadecimal number.

**H.3.2 CONVERTING DECIMAL TO HEXADECIMAL.** Find the highest decimal value in the table which is lower than or equal to the decimal number to be converted. The corresponding hexadecimal character is the most-significant digit of the final number. Subtract the decimal value found from the decimal number to be converted. Repeat the above step to determine the hexadecimal character. Repeat this process to find the subsequent hexadecimal numbers.

15	B	/te	8	7	Ву	te	0
15	Char 12	11	Char 8	7	Char 4	3	Char 0
Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec
0	0	0	0	0	0	0	0
1	4,096	1	256	1	16	1	1
2	8,192	2	512	3	32	2	2
3	12,288	3	768	3	48	3	3
4	16,384	4	1,024	4	64	4	4
5	20,480	5	1,280	5	80	5	5
6	24,576	6	1,536	6	96	6	6
7	28,672	7	1,792	7	112	7	7
8	32,768	8	2,048	8	128	8	8
9	36,864	9	2,304	9	144	9	9
A	40,960	А	2,560	A	160	А	10
В	45,056	В	2,816	в	176	В	11
с	49,152	С	3,072	С	192	С	12
D	53,248	D	3,328	D	208	D	13
Е	57,344	E	3,584	Е	224	Ε	14
F	61,440	F	3,840	F	240	F	15

### Table H-2. Hexadecimal and Decimal Conversion Chart