

Integrated Device Technology, Inc.

IDT79RV4700[™] RISC Processor

Hardware User's Manual

Version 2.1 December 1997

2975 Stender Way, Santa Clara, California 95054 Telephone: (800) 345-7015 • TWX: 910-338-2070 • FAX: (408) 492-8674 Printed in U.S.A. ©1996 Integrated Device Technology, Inc. Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The IDT logo is a registered trademark, and BiCameral, BurstRAM, BUSMUX, CacheRAM, DECnet, Double-Density, FASTX, Four-Port, FLEXI-CACHE, Flexi-PAK, Flow-thruEDC, IDT/c, IDTenvY, IDT/sae, IDT/sim, IDT/ux, MacStation, MICROSLICE, PalatteDAC, REAL8, R3041, R3051, R3052, R3071, R3081, R36100, R3721, R4650, RV4700, R5000, RISController, RISCore, RISC Subsystem, RISC Windows, SARAM, SmartLogic, SyncFIFO, SyncBiFIFO, SPC, TargetSystem and WideBus are trademarks of Integrated Device Technology, Inc.

MIPS is a registered trademark, and RISCompiler, RISComponent, RISComputer, RISCware, RISC/os, R3000, and R3010 are trademarks of MIPS Computer Systems, Inc. Postscript is a registered trademark of Adobe Systems, Inc. AppleTalk, LocalTalk, and Macintosh are registered trademarks of Apple Computer, Inc. Centronics is a registered trademark of Genicom, Inc. Ethernet is a registered trademark of Digital Equipment Corp. PS2 is a registered trademark of IBM Corp.



Table of Contents

Overview Chapter	r 1
Introduction 1	1-1
Features1	1-1
Device Overview1	1-1
Pipeline Overview1	1-2
CPU Register Overview 1	
CPU Instruction Set Overview	
Data Formats and Addressing1-	
Coprocessors (CP0-CP2)1-	
System Control Coprocessor, CP0 1-	
Floating-Point Co-Processor, CP1 1-	
0	-16
8	-17
	-17
	-18
Data TLB	
Cache Memory	
Instruction Cache	
Data Cache	
Write buffer 1-	
RV4700 Clocks	
System Interface	
System interface	20
CPU Instruction Set Summary Chapter	. 9
Introduction	Γ ζ
CPU Instruction Formats	
Load and Store Instructions	
Scheduling a Load Delay Slot	
Defining Access Types	
Computational Instructions	
64-bit Virtual Address Operations with 32-bit operands	
Cycle Timing for Multiply and Divide Instructions	2-4
Jump and Branch Instructions	
Overview of Jump Instructions	
Overview of Branch Instructions	
Special Instructions	
	2-5
Coprocessor Instructions 2	2-5
	•
The CPU Pipeline Chapter	
Introduction	
CPU Pipeline Operation	
CPU Pipeline Stages	
1I - Instruction Fetch, Phase one	
2I - Instruction Fetch, Phase two	
1R - Register Fetch, Phase one	
2R - Register Fetch, Phase two	
1A - Execution, Phase one	
2A - Execution, Phase two	
1D - Data Fetch, Phase one	
2D - Data Fetch, Phase two	
1W - Write Back, Phase one	3-3

2W - Write Back, Phase two
Branch Delay 3-4
Load Delay 3-4
Interlock and Exception Handling 3-4
Exception Conditions
Stall Conditions
Slip Conditions 3-8
RV4700 Write Buffer 3-9
Memory Management Chapter 4
Translation Lookaside Buffer (TLB) 4-1
Hits and Misses 4-1
Multiple Matches 4-1
Address Spaces 4-1
Virtual Address Space 4-1
Physical Address Space 4-2
Virtual-to-Physical Address Translation 4-2
32-bit Virtual Address Translation 4-3
64-bit Virtual Address Translation 4-3
Operating Modes 4-4
User Mode Operations 4-4
32-bit User Mode (useg)
64-bit User Mode (xuseg) 4-6
Supervisor Mode Operations
32-bit Supervisor Mode, User Space (suseg) 4-7
32-bit Supervisor Mode, Supervisor Space (sseg) 4-7
64-bit Supervisor Mode, User Space (xsuseg) 4-7
64-bit Supervisor Mode, Current Supervisor Space (xsseg)
64-bit Supervisor Mode, Separate Supervisor Space (csseg)
Kernel Mode Operations
32-bit Kernel Mode, User Space (kuseg) 4-10
32-bit Kernel Mode, Kernel Space 0 (kseg0) 4-10
32-bit Kernel Mode, Kernel Space 1 (kseg1) 4-10
32-bit Kernel Mode, Supervisor Space (ksseg) 4-10
32-bit Kernel Mode, Kernel Space 3 (kseg3)
64-bit Kernel Mode, User Space (xkuseg)
64-bit Kernel Mode, Current Supervisor Space (xksseg)
64-bit Kernel Mode, Physical Spaces (xkphys)
64-bit Kernel Mode, Kernel Space (xkseg) 4-12 64-bit Kernel Mode, Compatibility
Spaces (ckseg1:0, cksseg, ckseg3)4-12System Control Coprocessor4-12
Format of a TLB Entry
CPO Registers
Index Register (0)
Random Register (1)
EntryLo0 (2), and EntryLo1 (3) Registers
PageMask Register (5)
Wired Register (6)
EntryHi Register (CP0 Register 10)
Processor Revision Identifier (PRId) Register (15)
Config Register (16)
Load Linked Address (LLAddr) Register (17)
Cache Tag Registers [TagLo (28) and TagHi (29)]
Virtual-to-Physical Address Translation Process
TLB Misses
TLB Instructions

CPU Exception Processing	Chapter 5
How Exception Processing Works	
Exception Processing Registers	
Context Register (4)	
Bad Virtual Address Register (BadVAddr) (8)	
Count Register (9)	5-3
Compare Register (11)	5-3
Status Register (12)	5-4
Status Register Format	5-4
Status Register Modes and Access States	5-6
Status Register Reset	5-6
Cause Register (13)	
Exception Program Counter (EPC) Register (14)	5-8
XContext Register (20)	5-8
Error Checking and Correcting (ECC) Register (26)	
Cache Error (CacheErr) Register (27)	5-10
Error Exception Program Counter (Error EPC) Register (30)	5-11
Processor Exceptions	5-11
Exception Types	5-11
Reset Exception Process	5-12
Cache Error Exception Process	5-12
Soft Reset and NMI Exception Process	5-12
General Exception Process	5-13
Exception Vector Locations	5-13
Priority of Exceptions	
Reset Exception	5-14
Cause	
Processing	5-14
Servicing	5-15
Soft Reset Exception	
Cause	5-15
Processing	
Servicing	
Nonmaskable Interrupt (NMI) Exception	
Cause	
Processing	
Servicing	
Address Error Exception	
Cause	
Processing	
Servicing	
TLB Exceptions	
TLB Refill Exception	
Cause	
Processing	
Servicing	
TLB Invalid Exception	
Cause	
Processing	
Servicing	
TLB Modified Exception	
Cause	
Processing	
Servicing	
Cache Error Exception	
Cause	
Processing	5-19

Servicing 5-19
Bus Error Exception
Cause
Processing
Servicing
Integer Overflow Exception
Cause
Processing 5-20
Servicing
Trap Exception
Cause 5-20
Processing 5-20
Servicing 5-21
System Call Exception 5-21
Cause 5-21
Processing 5-21
Servicing 5-21
Breakpoint Exception 5-21
Cause 5-21
Processing 5-21
Servicing 5-21
Reserved Instruction Exception 5-22
Cause
Processing 5-22
Servicing 5-22
Coprocessor Unusable Exception
Cause
Processing 5-22
Servicing
Floating-Point Exception
Cause
Processing
Servicing
Interrupt Exception
Cause
Processing
Servicing
Exception Handling and Servicing Flowcharts 5-24
Floating-Point Unit Chapter 6
Overview6-1The RV4700 Floating-Point Coprocessor6-1
• •
FPU Features 6-2 FPU Programming Model 6-2
Floating-Point General Registers (FGRs)
Floating-Point Registers
Floating-Point Control Registers
Implementation and Revision Register, (FCR0)
Control/Status Register (FCR31)
Accessing the Control/Status Register
IEEE Standard 754
Control/Status Register FS Bit
Control/Status Register Condition Bit
Control/Status Register Condition Bit
Cause Bits
Enable Bits
Flag Bits 6-7
I Ing Ditty

Control/Status Register Rounding Mode Control Bits 6-7 Floating-Point Formats
Binary Fixed-Point Format
Floating-Point Instruction Set Overview
Floating-Point Load, Store, and Move Instructions
Transfers Between FPU and Memory
Transfers Between FPU and CPU
Load Delay and Hardware Interlocks
Data Alignment
Endianness 6-12
Floating-Point Conversion Instructions
Floating-Point Computational Instructions
Branch on FPU Condition Instructions
Floating-Point Compare Operations
FPU Instruction Pipeline Overview
Instruction Execution
Instruction Execution Cycle Time
Instruction Scheduling Constraints
FPU Multiplier Constraints
FPU Adder Constraints
Resource Scheduling Rules
Electing Deint Exceptions Chapter 7
Floating-Point Exceptions Chapter 7
Exception Types
Exception Trap Processing
FPU Exceptions
Inexact Exception (I)
Invalid Operation Exception (V)7-3
Division-by-Zero Exception (Z)
Overflow Exception (O)
Underflow Exception (U)
Unimplemented Instruction Exception (E)
Saving and Restoring State
Trap Handlers for IEEE Standard 754 Exceptions 7-6
Processor Signal Descriptions Chapter 8
Introduction
System Interface Signals
Clock/Control Interface Signals
Interrupt Interface Signals
JTAG Interface Signals
Initialization Interface Signals
Initialization Interface Chapter 9
Introduction
Functional Overview
Reset and Initialization Signal Descriptions
Power-on Reset
Cold Reset
Warm Reset
Initialization Sequence
Boot-Mode Settings
Clock Interface Chapter 10
Clock Interface Chapter 10 Introduction 10-1

Signal Terminology10-	-1
Basic System Clocks	
MasterClock	
MasterOut	
SyncIn/SyncOut	
PClock	
SClock	
TClock	-2
RClock	-2
System Timing Parameters 10-	-3
Alignment to SClock 10-	-3
Alignment to MasterClock 10-	-3
Phase-Locked Loop (PLL) 10-	-3
PLL Components and Operation 10-	-4
Passive Components	4
Connecting Clocks to a Phase-Locked System 10-	
Connecting Clocks to a System without Phase Locking 10-	
Connecting to a Gate-Array Device 10-	
Connecting to a CMOS Logic System 10-	
0 0 0	
Cache Organization, Operation and Coherency Chapter 1	1
Introduction 11-	
Memory Organization 11-	
Overview of Cache Operations 11-	
RV4700 Cache Description 11-	
Cache Line Size	
Cache Organization and Accessibility11-	
Organization of the Primary Instruction Cache (I-Cache)	· J
Organization of the Primary Instruction Cache (I-Cache)	
Organization of the Primary Data Cache (D-Cache) 11-	-3
Organization of the Primary Data Cache (D-Cache) 11- Accessing the Primary Caches 11-	-3 -5
Organization of the Primary Data Cache (D-Cache) 11- Accessing the Primary Caches 11- Cache States 11-	-3 -5 -5
Organization of the Primary Data Cache (D-Cache)	-3 -5 -5
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-	-3 -5 -6 -6
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-	-3 -5 -6 -6
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-	-3 -5 -6 -6 -6 -7
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-	-3 -5 -6 -6 -7 -7
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-	-3 -5 -5 -6 -6 -7 -7 -7
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-	-3 -5 -6 -6 -7 -7 -7 -8
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-	-3 -5 -6 -6 -7 -7 -7 -8 -8
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-Cache Operation Modes11-	-3 -5 -5 -6 -6 -6 -7 -7 -7 -8 -8 -8 -8 -8
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-Cache Operation Modes11-RV4700 Processor Synchronization Support11-	-3 -5 -5 -6 -6 -7 -7 -7 -8 -8 -8 -8 -8 -8 -8 -8 -8 -8 -8 -8 -8
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-Cache Operation Modes11-RV4700 Processor Synchronization Support11-Test-and-Set11-	-3 -5 -5 -6 -6 -7 -7 -7 -8 -8 -8 -8 -8 -8 -8 -8 -8 -8 -8 -8 -8
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-Cache Operation Modes11-RV4700 Processor Synchronization Support11-Counter11-Counter11-	3 5 5 6 6 6 7 7 8 8 8 8 8 9
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-Cache Operation Modes11-Counter11-Load Linked (LL) and Store Conditional (SC)11-1	3 5 5 6 6 6 7 7 8 8 8 8 8 9 0
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-Cache Operation Modes11-RV4700 Processor Synchronization Support11-Counter11-Counter11-	3 5 5 6 6 6 7 7 8 8 8 8 8 9 0
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-Cache Operation Modes11-Counter11-Load Linked (LL) and Store Conditional (SC)11-1	35566677788888901
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-Cache Operation Modes11-Counter11-Load Linked (LL) and Store Conditional (SC)11-1Examples Using LL and SC11-1	35566677788888901 2
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-Cache Operation Modes11-RV4700 Processor Synchronization Support11-Test-and-Set11-Counter11-Load Linked (LL) and Store Conditional (SC)11-1Examples Using LL and SC11-1Introduction12-	3 5 5 6 6 6 7 7 7 8 8 8 8 8 9 0 1 2 1
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Overview11-Uncached11-Noncoherent11-Cache Operation Modes11-RV4700 Processor Synchronization Support11-Test-and-Set11-Counter11-Load Linked (LL) and Store Conditional (SC)11-1Examples Using LL and SC11-1System InterfaceChapter 1	3 5 5 6 6 6 7 7 7 8 8 8 8 8 9 0 1 2 1 1
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-Cache Operation Modes11-Cache Coherency Synchronization Support11-Counter11-Counter11-Load Linked (LL) and Store Conditional (SC)11-1Examples Using LL and SC11-1Introduction12-Terminology12-	3 5 5 6 6 7 7 8 8 8 9 0 1 2 1 1 1
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-Cache Operation Modes11-Cache Coherency Synchronization Support11-Counter11-Load Linked (LL) and Store Conditional (SC)11-1Examples Using LL and SC11-1Introduction12-Terminology12-System Interface Description12-System Interface Description12-	3 5 5 6 6 7 7 8 8 8 9 0 1 2 1
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-Cache Operation Modes11-RV4700 Processor Synchronization Support11-Load Linked (LL) and Store Conditional (SC)11-1Examples Using LL and SC11-1System InterfaceChapter 1Introduction12-Terminology12-System Interface Description12-Interface Buses12-Address and Data Cycles12-	355666677788888901 2 11122
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-Cache Operation Modes11-RV4700 Processor Synchronization Support11-Counter11-Load Linked (LL) and Store Conditional (SC)11-1Examples Using LL and SC11-1Introduction12-Terminology12-System Interface Description12-Interface Buses12-Address and Data Cycles12-Issue Cycles12-	3 5 5 6 6 6 7 7 7 8 8 8 8 9 0 1 2 1 1 1 2 2 3
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Cache States11-Primary Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-Cache Operation Modes11-RV4700 Processor Synchronization Support11-Load Linked (LL) and Store Conditional (SC)11-1Examples Using LL and SC11-1System InterfaceChapter 1Introduction12-Terminology12-System Interface Description12-Interface Buses12-Address and Data Cycles12-	35566677788888901 2 1112234
Organization of the Primary Data Cache (D-Cache)11-Accessing the Primary Caches11-Cache States11-Cache States11-Cache Line Ownership11-Cache Write Policy11-Cache State Transition Diagrams11-Cache Coherency Overview11-Cache Coherency Attributes11-Uncached11-Noncoherent11-Cache Operation Modes11-RV4700 Processor Synchronization Support11-Load Linked (LL) and Store Conditional (SC)11-1Examples Using LL and SC11-1System Interface12-Introduction12-Interface Buses12-Address and Data Cycles12-Handshake Signals12-Handshake Signals12-	35566677788888901 211122344

External Arbitration12	2-5
Uncompelled Change to Slave State 12	2-5
Processor and External Requests	2-6
Rules for Processor Requests 12	2-6
Processor Requests	2-7
Processor Read Request 12	2-8
Processor Write Request 12	2-8
External Requests	
External Read Request 12-	
External Write Request 12-	
Read Response	
Handling Requests 12-	-11
Load Miss	
No-Secondary-Cache Mode — Load Miss 12-	
Store Miss	
No-Secondary-Cache Mode — Store Miss 12-	
Store Hit	
No-Secondary-Cache Mode — Store Hit 12-	
Uncached Loads or Stores 12-	
CACHE Operations12-	
Load Linked/Store Conditional Operation	
Processor and External Request Protocols 12-	
Processor Request Protocols 12-	
Processor Read Request Protocol Steps 12-	
External Instruction Read Response Time 12-	
Instruction Read Latency Steps for System Clock 12-	
Example of Instruction Block Read With Zero Wait-State 12-	
External Data Read Response Time 12-	-17
Enternar D'ata Neua Neuponise Time minimum minimum 18	
Data Read Latency Steps for System Clock	-18
Data Read Latency Steps for System Clock 12-	-18 -18
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-	-18 -18 -18 -19
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-	-18 -18 -18 -19 -22
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-	-18 -18 -18 -19 -22 -23
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocols12-External Request Protocols12-External Request Protocols12-External Request Protocols12-External Request Protocols12-External Arbitration Protocol12-	-18 -18 -19 -22 -23 -24
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Request Protocol12-External Request Protocol12-External Request Protocol12-External Read Request Protocol12-External Read Request Protocol12-	-18 -18 -19 -22 -23 -24 -24
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Request Protocol12-External Request Protocol12-External Read Request Protocol12-External Read Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-	-18 -18 -19 -22 -23 -24 -24 -25
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Request Protocol12-External Arbitration Protocol12-External Read Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-External	-18 -18 -19 -22 -23 -24 -24 -24 -25 -26
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Request Protocol12-External Read Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Read Response Protocol12-	-18 -18 -19 -22 -23 -24 -24 -25 -26 -27
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-External Read Response Protocol12-Data Rate Control12-	-18 -18 -19 -22 -23 -24 -24 -25 -26 -27 -29
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Read Rate Control12-Read Data Pattern12-	-18 -18 -19 -22 -23 -24 -24 -25 -26 -27 -29 -29
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Request Protocol12-External Read Request Protocol12-External Read Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Data Rate Control12-Write Data Transfer Patterns12-Write Data Transfer Patterns12-	-18 -18 -18 -19 -22 -23 -24 -24 -24 -25 -26 -27 -29 -30
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Request Protocol12-External Read Request Protocol12-External Read Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Data Rate Control12-Write Data Transfer Patterns12-Independent Transmissions on the SysAD Bus12-	-18 -18 -18 -19 -22 -23 -24 -25 -24 -25 -26 -27 -29 -30 -31
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Request Protocol12-External Read Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Data Rate Control12-Read Data Pattern12-Write Data Transfer Patterns12-System Interface Endianness12-System Interface Endianness12-	-18 -18 -18 -19 -22 -23 -24 -24 -25 -26 -27 -29 -29 -30 -31 -31
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Request Protocol12-External Read Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Read Rate Control12-Write Data Transfer Patterns12-Nurite Data Transfer Patterns12-System Interface Endianness12-System Interface Cycle Time12-	-18 -18 -18 -19 -22 -23 -24 -24 -24 -25 -26 -27 -29 -29 -31 -31 -31
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Read Response Protocol12-Read Data Pattern12-Write Data Transfer Patterns12-System Interface Endianness12-System Interface Cycle Time12-Release Latency12-	-18 -18 -18 -19 -22 -23 -24 -24 -24 -25 -26 -27 -29 -30 -31 -31 -31 -32
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Read Data Pattern12-Write Data Transfer Patterns12-System Interface Endianness12-System Interface Cycle Time12-System Interface Commands and Data Identifiers12-System Interface Commands and Data Identifiers12-	-18 -18 -18 -19 -22 -23 -24 -24 -24 -25 -26 -27 -29 -30 -31 -31 -32 -32 -32
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-Read Data Pattern12-Data Rate Control12-Read Data Pattern12-System Interface Endianness12-System Interface Cycle Time12-System Interface Commands and Data Identifiers12-Command and Data Identifier Syntax12-	-18 -18 -19 -22 -23 -24 -25 -26 -27 -29 -30 -31 -31 -32 -32 -32 -32
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Read Request Protocol12-External Read Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Data Rate Control12-Read Data Pattern12-Write Data Transfer Patterns12-System Interface Endianness12-System Interface Cycle Time12-System Interface Commands and Data Identifiers12-Command and Data Identifier Syntax12-System Interface Command Syntax12-	-18 -18 -18 -19 -22 -23 -24 -25 -24 -25 -26 -27 -29 -29 -30 -31 -31 -32 -32 -32 -33
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Read Response Protocol12-Read Data Pattern12-Write Data Transfer Patterns12-Nyite Data Transfer Patterns12-System Interface Endianness12-System Interface Cycle Time12-System Interface Commands and Data Identifiers12-Command and Data Identifier Syntax12-System Interface Commands and Data Identifiers12-Read Requests12-Read Requests12-	-18 -18 -18 -19 -22 -23 -24 -24 -24 -25 -26 -27 -29 -29 -29 -30 -31 -31 -32 -32 -33 -33 -33 -33
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Arbitration Protocol12-External Null Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Read Response Protocol12-Data Rate Control12-Read Data Pattern12-Write Data Transfer Patterns12-System Interface Endianness12-System Interface Cycle Time12-System Interface Commands and Data Identifiers12-Command and Data Identifier Syntax12-System Interface Command Syntax12-Write Requests12-Write Requests12-	-18 -18 -18 -19 -22 -23 -24 -24 -24 -25 -27 -29 -29 -29 -30 -31 -31 -32 -32 -33 -33 -33 -33 -34
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Read Response Protocol12-Read Data Pattern12-Write Data Transfer Patterns12-System Interface Endianness12-System Interface Cycle Time12-System Interface Commands and Data Identifiers12-System Interface Commands and Data Identifiers12-System Interface Command Syntax12-Write Requests12-Write Requests12-Null Requests12-Null Requests12-Null Requests12-Null Requests12-	$\begin{array}{c} -18 \\ -18 \\ -18 \\ -19 \\ -22 \\ -23 \\ -24 \\ -24 \\ -25 \\ -26 \\ -27 \\ -29 \\ -30 \\ -31 \\ -31 \\ -31 \\ -32 \\ -33 \\ -33 \\ -34 \\ -36 \end{array}$
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Read Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Data Rate Control12-Read Data Pattern12-Write Data Transfer Patterns12-Independent Transmissions on the SysAD Bus12-System Interface Endianness12-System Interface Commands and Data Identifiers12-System Interface Command Syntax12-Write Requests12-Null Requests12-Null Requests12-Null Requests12-Null Requests12-System Interface Data Identifier Syntax12-Null Requests12-Null Requests12-System Interface Data Identifier Syntax12-System Interface Data Iden	$\begin{array}{c} -18 \\ -18 \\ -19 \\ -22 \\ -23 \\ -24 \\ -24 \\ -25 \\ -27 \\ -29 \\ -30 \\ -31 \\ -31 \\ -32 \\ -32 \\ -33 \\ -34 \\ -36 \\ -36 \\ -36 \end{array}$
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Read Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Read Response Protocol12-Read Data Pattern12-Write Data Transfer Patterns12-Independent Transmissions on the SysAD Bus12-System Interface Endianness12-System Interface Commands and Data Identifiers12-Command and Data Identifier Syntax12-Null Requests12-Null Requests12-Null Requests12-Noncoherent Data12-Noncoherent Data12-	$\begin{array}{c} 18\\ 18\\ 19\\ 22\\ 23\\ 24\\ 24\\ 25\\ 26\\ 27\\ 29\\ 30\\ 31\\ 32\\ 32\\ 33\\ 33\\ 33\\ 33\\ 33\\ 33\\ 33\\ 33$
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Read Response Protocol12-Read Data Pattern12-Write Data Transfer Patterns12-Independent Transmissions on the SysAD Bus12-System Interface Endianness12-System Interface Cycle Time12-Release Latency12-System Interface Commands and Data Identifiers12-Command and Data Identifier Syntax12-Write Requests12-Write Requests12-System Interface Data Identifier Syntax12-Null Requests12-System Interface Data Identifier Syntax12-Noncoherent Data12-Data Identifier Bit Definitions12-Data Identifier Bit Definitions12-	$\begin{array}{c} -18 \\ -18 \\ -18 \\ -19 \\ -22 \\ -23 \\ -24 \\ -25 \\ -26 \\ -27 \\ -29 \\ -29 \\ -31 \\ -31 \\ -31 \\ -31 \\ -31 \\ -32 \\ -33 \\ -36 \\ -36 \\ -36 \\ -37 \\ \end{array}$
Data Read Latency Steps for System Clock12-Example of Data Single Read With Zero Wait-State12-External Cycles for Read Latency12-Processor Write Request Protocol12-Processor Request and Flow Control12-External Request Protocols12-External Request Protocol12-External Read Request Protocol12-External Read Request Protocol12-External Null Request Protocol12-External Write Request Protocol12-External Write Request Protocol12-Read Response Protocol12-Read Response Protocol12-Read Data Pattern12-Write Data Transfer Patterns12-Independent Transmissions on the SysAD Bus12-System Interface Endianness12-System Interface Commands and Data Identifiers12-Command and Data Identifier Syntax12-Null Requests12-Null Requests12-Null Requests12-Noncoherent Data12-Noncoherent Data12-	$\begin{array}{c} -18 \\ -18 \\ -18 \\ -19 \\ -22 \\ -23 \\ -24 \\ -25 \\ -27 \\ -29 \\ -29 \\ -31 \\ -31 \\ -32 \\ -33 \\ -33 \\ -33 \\ -36 \\ -36 \\ -37 \\ -38 \end{array}$

Subblock Ordering 12-38
Example of Sequential Ordering 12-39
Example of Subblock Ordering 12-39
Processor Internal Address Map 12-42
RV4700 Processor Interrupts Chapter 13
Introduction
Hardware Interrupts
Nonmaskable Interrupt (NMI)
Asserting Interrupts
Asserting inten upts 10-1
RV4700 Error Checking Chapter 14
Introduction
Error Checking in the Processor
Types of Error Checking
Parity Error Detection
Error Checking Operation
System Interface
System Interface Command Bus 14-2
Summary of Error Checking Operations 14-3
CPU Instruction Set Details Appendix A
Introduction A-1
Instruction Classes A-1
Instruction FormatsA-2
Instruction Notation ConventionsA-2
Load and Store Instructions A-4
Jump and Branch InstructionsA-5
Coprocessor Instructions
System Control Coprocessor (CP0) Instructions A-6
CPU Instruction Opcode Bit Encoding A-151
FPU Instruction Set Details
IntroductionB-1
Instruction FormatsB-1
Floating-Point Loads, Stores, and MovesB-3
Floating-Point Operations
Instruction Notation Conventions
Instruction Notation Examples
Load and Store Instructions
Computational Instructions
FPU Instruction Opcode Bit Encoding
FFO instruction Opcode bit Encoding
Cache Operations Timing Appendix C
Introduction
Caveats About Cache Operations
Cache Operations Tables
Details on the Fill_I Equation C-3
Standby Made Oneration
Standby Mode Operation Appendix D
Entering Standby Mode D-1
Coprocessor 0 Hazards Appendix E



List of Tables

Integrated Device Technology, Inc.

Table No. **Table Title** Page Table 1.1 **CPU Instruction Set:** Load and Store Instructions1-5 Table 1.2 **CPU Instruction Set:** Arithmetic Instructions (ALU Immediate)......1-5 Table 1.3 **CPU Instruction Set:** Arithmetic (3-Operand, R-Type)......1-6 Table 1.4 **CPU Instruction Set:** Multiply and Divide Instructions 1-6 **CPU Instruction Set:** Table 1.5 Jump and Branch Instruction......1-6 Table 1.6 CPU Instruction Set: Shift Instructions 1-7 Instruction Set: Coprocessor Instructions 1-7 Table 1.7 CPU Instruction Set: Special Instructions1-7 Table 1.8 MIPS 2/MIPS 3 Additional: Table 1.9 Load and Store Instructions......1-7 Table 1.10 MIPS 2/MIPS 3 Additional: Arithmetic Instructions (ALU Immediate)......1-8 MIPS 2/MIPS 3 Additional: Table 1.11 Multiply and Divide Instructions 1-8 MIPS 2/MIPS 3 Additional: **Table 1.12** Branch Instructions......1-9 MIPS 2/MIPS 3 Additional: **Table 1.13** Arithmetic Instructions (3-operand, R-type) 1-9 MIPS 2/MIPS 3 Additional: Table 1.14 Shift Instructions......1-9 **Table 1.15** MIPS 2/MIPS 3 Additional: Exception Instructions...... 1-10 **Table 1.16** MIPS 2/MIPS 3 Additional: Coprocessor Instructions 1-10 **Table 1.17** CP0 Instructions......1-10 **Table 1.18** System Control Coprocessor (CPO) Register Definitions......1-15 **Table 1.19** RV4700 Floating-Point Latency Cycles 1-16 Table 2.1 Byte Access within a Doubleword...... 2-3 Table 2.2 Multiply/Divide Instruction Cycle Timing...... 2-4 Table 3.1 Table 3.2 Table 4.1 32-bit and 64-bit User Mode Segments 4-5 Table 4.2 32-bit and 64-bit Supervisor Mode Segments 4-7 Table 4.3 32-bit Kernel Mode Segments 4-10 64-bit Kernel Mode Segments 4-11 Table 4.4 Cacheability and Coherency Attributes 4-12 Table 4.5 Table 4.6 TLB Page Coherency (C) Bit Values 4-15 Table 4.7 Index Register Field Descriptions 4-16 Table 4.8 Random Register Field Descriptions...... 4-17 Table 4.9 Mask Field Values for Page Sizes 4-17 Wired Register Field Descriptions...... 4-18 **Table 4.10** PRId Register Fields 4-19 **Table 4.11 Table 4.12** Config Register Fields 4-20

Table 4.13	Cache Tag Register Fields 4-21
Table 4.14	TLB Instructions 4-23
Table 5.1	CP0 Exception Processing Registers 5-2
Table 5.2	Context Register Fields
Table 5.3	Status Register Fields 5-5
Table 5.4	Cause Register Fields 5-7
Table 5.5	Cause Register ExcCode Field 5-7
Table 5.6	XContext Register Fields 5-9
Table 5.7	ECC Register Fields 5-9
Table 5.8	CacheErr Register Fields 5-10
Table 5.9	Exception Vector Base Addresses 5-13
Table 5.10	Exception Vector Offsets 5-13
Table 5.11	Exception Priority Order 5-14
Table 5.12	List of Exception Flowcharts 5-24
Table 6.1	Floating-Point Control Register Assignments
Table 6.2	FCR0 Fields
Table 6.3	Control/Status Register Fields
Table 6.4	Rounding Mode Bit Decoding
Table 6.5	Equations for Calculating Values in Single
	and Double-Precision Floating-Point Format
Table 6.6	Floating-Point Format Parameter Values
Table 6.7	Minimum and Maximum Floating-Point Values
Table 6.8	Binary Fixed-Point Format Fields
Table 6.9	FPU Instruction Summary:
	Load, Move and Store Instructions
Table 6.10	FPU Instruction Summary:
	Conversion Instructions
Table 6.11	FPU Instruction Summary:
	Computational Instructions
Table 6.12	
	FPU Instruction Summary:
Table 6 19	Compare and Branch Instructions
Table 6.13	Mnemonics and Definitions of Compare Instruction Conditions
Table 6 14	
Table 6.14	Floating-Point Operation Latencies
Table 7.1	Default FPU Exception Actions
Table 7.2	FPU Exception-Causing Conditions
Table 8.1	System Interface Signals
Table 8.2	Clock/Control Interface Signals
Table 8.3	Interrupt Interface Signals
Table 8.4	JTAG Interface Signals
Table 8.5	Initialization Interface Signals
Table 8.6	RV4700 Processor Signal Summary
Table 9.1	RV4700 Processor Signal Summary
Table 9.2	Boot-Mode Settings
Table 11.1	Cache States
Table 11.2	Coherency Attributes and Processor Behavior 11-8
Table 12.1	Load Miss to Primary Cache 12-11
Table 12.2	Store Miss to Primary Cache 12-12
Table 12.3	System Interface Requests 12-14
Table 12.4	Transmit Data Rates and Patterns 12-30
Table 12.5	Release Latency for External Requests 12-32
Table 12.6	Encoding of SysCmd(7:5) for
	System Interface Commands 12-33
Table 12.7	Encoding of SysCmd(4:3) for Read Requests 12-34
Table 12.8	Encoding of SysCmd(2:0)
	for Block Read Request 12-34

Table 12.9	Doubleword, Word, or Partial-word Read Request Data Size
	Encoding of SysCmd(2:0) 12-34
Table 12.10	Write Request Encoding of SysCmd(4:3) 12-35
Table 12.11	Block Write Request
	Encoding of SysCmd(2:0) 12-35
Table 12.12	Doubleword, Word, or Partial-word Write Request Data Size
	Encoding of SysCmd(2:0) 12-35
Table 12.13	External Null Request
	Encoding of SysCmd(4:3) 12-36
Table 12.14	Processor Data Identifier
	Encoding of SysCmd(7:3) 12-37
Table 12.15	External Data Identifier
	Encoding of SysCmd(7:3) 12-38
Table 12.16	Sequence of Doublewords Transferred
	Using Subblock Ordering: Address 102 12-40
Table 12.17	Sequence of Doublewords Transferred
	Using Subblock Ordering: Address 112 12-40
Table 12.18	Sequence of Doublewords Transferred Using Subblock Or-
	dering: Address 012 12-40
Table 12.19	Partial Word Transfer Byte Lane Usage 12-41
Table 14.1	ErronCheckingandCorrectingSummaryforInternalTransactions
	14-3
Table 14.2	ErronCheckingandCorrectingSummaryfonExternalTransactions
	14-3
Table A.1	CPU Instruction Operation Notations A-3
Table A.2	Load and Store Common Functions A-4
Table A.3	Access Type Specifications for Loads/StoresA-5
Table A.4	CP0 Instruction Bit Encoding A-152
Table B.1	Valid FPU Instruction FormatsB-2
Table B.2	Logical Negation of Predicates by
	Condition True/FalseB-3
Table B.3	Load and Store Common FunctionsB-5
Table B.4	Format Field DecodingB-6
Table B.5	Floating-Point Instructions and OperationsB-7
Table C.1	Primary Data Cache OperationsC-2
Table C.2	Primary Instruction Cache Operations C-3
Table E.1	Coprocessor 0 Hazards E-1



List of Figures

Figure No. Figure Title

Page

F ! 1 1	DV4700 DL al Distances 1.9
Figure 1.1	RV4700 Block Diagram
Figure 1.2	RV4700 CPU Registers
Figure 1.3	CPU Instruction Formats
Figure 1.4	Big-Endian Byte Ordering1-11 Little-Endian Byte Ordering1-11
Figure 1.5	Little-Endian Data in a Doubleword 1-11
Figure 1.6	
Figure 1.7	Big-Endian Data in a Doubleword
Figure 1.8	Big-Endian Misaligned Word Addressing 1-13 Little-Endian Misaligned Word Addressing 1-13
Figure 1.9	
Figure 1.10	RV4700 CP0 Registers1-14Typical System Block Diagram1-20
Figure 1.11 Figure 2.1	CPU Instruction Formats
Figure 3.1	Instruction Pipeline Stages
Figure 3.2	
Figure 3.3	CPU Pipeline Activities
Figure 3.4	CPU Pipeline Load Delay
Figure 3.5	Correspondence of Pipeline
Figure 5.5	Stage to Interlock Condition
Figure 3.6	Exception Detection
Figure 3.7	Data Cache Miss
Figure 3.8	Instruction cache miss
Figure 4.1	Overview of a Virtual-to-Physical Address Translation 4-2
Figure 4.1	32-bit Virtual Address Translation
Figure 4.3	64-bit Virtual Address Translation
Figure 4.4	User Mode Virtual Address Space
Figure 4.4	Supervisor Mode Virtual Address Space 4-5
Figure 4.6	Kernel Mode Address Space
Figure 4.7	CPO Registers and the TLB 4-13
Figure 4.8	Format of a TLB Entry
Figure 4.9	Fields of the PageMask and EntryHi Registers
Figure 4.10	Fields of the EntryLo0 and EntryLo1 Registers
Figure 4.11	Index Register
Figure 4.12	Random Register
Figure 4.13	Wired Register Boundary 4-18
Figure 4.14	Wired Register
Figure 4.15	Processor Revision Identifier Register Format
Figure 4.16	Config Register Format
Figure 4.17	LLAddr Register Format
Figure 4.18	TagLo and TagHi Register (P-cache) Formats
Figure 4.19	TLB Address Translation
Figure 5.1	Context Register Format
Figure 5.2	BadVAddr Register Format
Figure 5.3	Count Register Format
Figure 5.4	Compare Register Format 5-4
Figure 5.5	Status Register
Figure 5.6	Cause Register Format
Figure 5.7	EPC Register Format
Figure 5.8	XContext Register Format
Figure 5.9	ECC Register Format 5-9
-	

Figure 5 10	CasheEm Degister Format 5.10
Figure 5.10	CacheErr Register Format 5-10
Figure 5.11	ErrorEPC Register Format 5-11
Figure 5.12	Reset Exception Processing 5-12
Figure 5.13	Cache Error Exception Processing 5-12
Figure 5.14	Soft Reset and NMI Exception Processing 5-12
Figure 5.15	General Exception Processing (Except Reset, Soft Reset,
	NMI, and Cache Error) 5-13
Figure 5.16	General Exception Handler (HW) 5-25
Figure 5.17	General Exception Servicing Guidelines (SW) 5-26
Figure 5.18	TLB/XTLB Miss Exception Handler (HW) 5-27
Figure 5.19	TLB/XTLB Exception Servicing Guidelines (SW) 5-28
Figure 5.20	Cache Error Exception Handling (HW)
8	and Servicing Guidelines (SW)
Figure 5.21	Reset, Soft Reset & NMI Exception Handling (HW) and Ser-
i igui e ola i	vicing Guidelines (SW)
Figure 6.1	FPU Functional Block Diagram
Figure 6.2	FPU Registers
•	
Figure 6.3	Implementation/Revision Register
Figure 6.4	FP Control/Status Register Bit Assignments 6-5
Figure 6.5	Control/Status Register Cause, Flag,
-	and Enable Fields
Figure 6.6	Single-Precision Floating-Point Format
Figure 6.7	Double-Precision Floating-Point Format
Figure 6.8	Binary Fixed-Point Format
Figure 6.9	FPU Instruction Pipeline 6-13
Figure 7.1	Control/Status Register
	Exception/Flag/Trap/Enable Bits
Figure 8.1	RV4700 Processor Signals 8-1
Figure 9.1	Power-on Reset
Figure 9.2	Cold Reset
Figure 9.3	Warm Reset
Figure 10.1	Signal Transitions 10-1
Figure 10.2	Clock-to-Q Delay 10-1
Figure 10.3	Processor Clocks, PClock-to-SClock
inguie roto	Division by 2 10-3
Figure 10.4	PLL Passive Components
Figure 10.4	RV4700 PLL Network 10-5
Figure 10.6	RV4700 Processor Phase-Locked System 10-5 10-6
Figure 10.7	Gate-ArraySystenWithouPhaseLockUsingheRV470@rocessor
Figure 10.7	10-7
Figure 10.9	
Figure 10.8	Gate Array and CMOS System Without Phase Lock, Using
F Y . 111	the RV4700 Processor
Figure 11.1	Logical Hierarchy of Memory
Figure 11.2	Cache Support in the RV4700 11-2
Figure 11.3	RV4700 Primary I-Cache Line Format 11-3
Figure 11.4	RV4700 8-Word Primary Data Cache Line Format 11-4
Figure 11.5	Primary Cache Data and Tag Organization 11-5
Figure 11.6	Primary Data Cache State Diagram 11-7
Figure 11.7	Synchronization with Test-and-Set 11-9
Figure 11.8	Synchronization Using a Counter 11-10
Figure 11.9	Test-and-Set using LL and SC 11-11
Figure 11.10	Counter Using LL and SC 11-12
Figure 12.1	System Interface Buses 12-2
Figure 12.2	State of RdRdy* Signal for Read Requests 12-3
Figure 12.3	State of WrRdy* Signal for Write Requests 12-3
Figure 12.4	System Interface Register-to-Register Operation 12-4
0	

Figure 12.5	Requests and System Events 12-6
Figure 12.6	Back-to-Back Write Cycle
0	Timing (R4000 compatible mode) 12-7
Figure 12.7	Processor Requests
Figure 12.8	Processor Request 12-8
Figure 12.9	External Requests 12-9
Figure 12.10	External Request 12-9
Figure 12.11	Read Response 12-11
Figure 12.12	Processor Read Request Protocol 12-16
Figure 12.13	Uncached Read—External Cycles 12-18
Figure 12.14	Processor Read Cycle 12-19
Figure 12.15	Processor Noncoherent Word Write Request
0	Protocol 12-20
Figure 12.16	Write re-issue 12-20
Figure 12.17	Pipelined Writes 12-21
Figure 12.18	Processor Noncoherent Block Write
0	Request Protocol12-22
Figure 12.19	Two Processor Write Requests, Second Write Delayed for the
0	Assertion of WrRdy* 12-23
Figure 12.20	Arbitration Protocol for External Requests 12-24
Figure 12.21	External Read Request, System Interface in
0	Master State 12-25
Figure 12.22	System Interface Release External
0	Null Request 12-26
Figure 12.23	External Write Request, with System Interface
0	initially Master State 12-27
Figure 12.24	ProcessorWordReadRequest,followedbyaWordReadResponse
0	12-28
Figure 12.25	Block Read Response With Zero Wait-State 12-28
Figure 12.26	Block Read Transaction With One Wait-State 12-29
Figure 12.27	Read Response, Reduced Data Rate, System Interface in
	Slave State
Figure 12.28	System Interface Command Syntax Bit Definition 12-33
Figure 12.29	Read Request SysCmd Bus Bit Definition 12-33
Figure 12.30	Write Request SysCmd Bus Bit Definition
Figure 12.31	Null Request SysCmd Bus Bit Definition 12-36
Figure 12.32	Data Identifier SysCmd Bus Bit Definition 12-36
Figure 12.33	Retrieving a Data Block in Sequential Order 12-39
Figure 12.34	Retrieving Data in a Subblock Order
Figure 13.1	Interrupt Register Bits and Enables 13-1
Figure 13.2	RV4700 Interrupt Signals
Figure 13.3	RV4700 Nonmaskable Interrupt Signal 13-2
Figure 13.4	Masking of the RV4700 Interrupts 13-3
Figure A.1	CPU Instruction Formats
Figure B.1	Load and Store Instruction Format
Figure B.2	Computational Instruction Format
Figure B.3	Bit Encoding for FPU Instructions
0	



Overview

Introduction

The IDT79RV4700 (R4700¹) supports a wide variety of processor-based applications. Because of its low power consumption—coupled with high performance—the RV4700 is well suited for a wide variety of embedded applications that include laser printers, X-terminals, internetworking equipment, imaging equipment, and high-end video games. The RV4700 is also well-suited to high-performance desktop applications such as WindowsTM NT desktop and notebook systems, and 3-D workstations.

FEATURES

- True 64-bit microprocessor
 - 64-bit integer operations
 - 64-bit floating-point operations
 - 64-bit registers
 - 64-bit virtual address space
- High-performance microprocessor
 - 260 Dhrystone MIPS at 200MHz
 - 100 peak MFLOP/s at 200MHz
 - Two-way set associative caches
 - Simple 5-stage pipeline
- High level of integration
 - 64-bit, 200 MHz integer CPU
 - 64-bit floating-point unit
 - 16KB instruction cache
 - 16KB data cache
 - Flexible MMU with large, fully associative TLB
- Low-power operation
 - 3.3V power supply
 - Dynamic power management
 - Standby mode reduces internal power
- Fully software and pin-compatible with 40xx Processor Family
- Available in 179-pin PGA or 208-pin MQUAD
- Available at 100-200MHz, with mode bit dependent output clock frequencies
- 64GB physical address space
- Processor family for a wide variety of embedded applications
 - Lan switches
 - Routers
 - Color printers

Device Overview

The RV4700 brings a high-level of integration designed for highperformance and high-bandwidth computing. The key elements of the RV4700 are briefly described below. An overview of these blocks is found here, with more detailed information on each block presented in subsequent chapters.

^{1.} R4700 implies a 5V part, available to 133 MHz and RV4700 implies a 3.3V part. The majority of design activity—and as such part reference throughout this manual—is centered in high speed 3.3V parts.




Figure 1.1 shows a block level representation of the functional units within the RV4700.

Figure 1.1 RV4700 Block Diagram

Pipeline Overview

The RV4700 uses a 5-stage pipeline similar to the IDT79R3000. The simplicity of this pipeline allows the RV4700 to be lower-cost and lower-power than super-scalar or super-pipelined processors. Unlike the R3000, however, the RV4700 does virtual-to-physical translation in parallel with cache access. This allows the RV4700 to operate at over twice the frequency of the R3000 and to support a larger TLB for address translation.

Compared to the 8-stage R4000 pipeline, the RV4700 is more efficient (requires fewer stalls). This is because the branch and load latency for the RV4700 is shorter than for the R4000 (both are 2 cycles for the RV4700 but are 3 and 4 cycles respectively for the R4000).

The internal pipeline of the RV4700 processor operates at twice the frequency of the master clock, as discussed in Chapter 3. The processor achieves high throughput by pipelining cache accesses, shortening register access times, implementing virtual-indexed primary caches, and allowing the latency of certain functional units to span more than one pipeline clock cycles.

Refer to Chapter 3 for a detailed discussion of the CPU pipeline operation, including descriptions of the delay instructions, interruptions to the pipeline flow caused by interlocks and exceptions, and the RV4700 implementation of a store buffer. Refer to Chapter 6 for a detailed discussion of the FPU pipeline.

CPU Register Overview

The RV4700 has thirty-two general purpose registers. These registers are used for scalar integer operations and address calculation. The register file consists of two read ports and one write port, and is fully bypassed to minimize operation latency in the pipeline.

Figure 1.2 shows the RV4700 CPU registers.




Figure 1.2 RV4700 CPU Registers

Two of the CPU general purpose registers have assigned functions:

- *r0* is hardwired to a value of zero, and can be used as the target register for any instruction whose result is to be discarded. *r0* can also be used as a source when a zero value is needed.
- *r31* is used as an implicit return destination address register by the JAL and BAL series of instructions.

The CPU has three special purpose registers:

- PC Program Counter register
- *HI* Multiply and Divide register higher result
- *LO* Multiply and Divide register lower result

The two Multiply and Divide registers (HI, LO) store:

- the product of integer multiply operations, or
- the quotient (in *LO*) and remainder (in *HI*) of integer divide operations.

The RV4700 processor has no *Program Status Word* (PSW) register as such; this is covered by the *Status* and *Cause* registers incorporated within the System Control Coprocessor (CP0). CP0 registers are described later in this chapter.

CPU Instruction Set Overview

Each CPU instruction is 32 bits long. As shown in Figure 1.3, there are three instruction formats:

- immediate (I-type)
- jump (J-type)
- register (R-type)




Figure 1.3 CPU Instruction Formats

Each format contains a number of different instructions, which are described further in this chapter. Fields of the instruction formats are described in Chapter 2.

Instruction decoding is simplified by limiting the number of formats to these three. This limitation means that the more complicated (and less frequently used) operations and addressing modes can be synthesized by the compiler, using sequences of these same simple instructions.

The instruction set can be further divided into the following groupings:

- **Load and Store** instructions move data between memory and general registers. They are all immediate (I-type) instructions, since the only addressing mode supported is base register plus 16-bit, signed immediate offset.
- **Computational** instructions perform arithmetic, logical, shift, multiply, and divide operations on values in registers. They include register (R-type, in which both the operands and the result are stored in registers) and immediate (I-type, in which one operand is a 16-bit immediate value) formats.
- Jump and Branch instructions change the control flow of a program. Jumps are always made to a paged, absolute address formed by combining a 26-bit target address with the high-order bits of the Program Counter (J-type format) or register address (R-type format). Branches have 16-bit offsets relative to the program counter (I-type). Jump And Link instructions save their return address in register 31.
- **Coprocessor** instructions perform operations in the coprocessors. Coprocessor load and store instructions are I-type.
- **Coprocessor 0** (system coprocessor) instructions perform operations on CP0 registers to control the memory management and exception handling facilities of the processor and the standby mode for power management. These are listed in Table 1.17.
- **Special** instructions perform system calls and breakpoint operations. These instructions are always R-type.
- **Exception** instructions cause a branch to the general exception-handling vector based upon the result of a comparison. These instructions occur in both R-type (both the operands and the result are registers) and I-type (one operand is a 16-bit immediate value) formats.

Chapter 2 provides more detail about these instructions, and Appendix A gives a complete description of each.

Table 1.1 through Table 1.16 list CPU instructions common to MIPS R-Series processors, along with the level in which they first appeared. The last column in each table refers to the MIPS ISA level in which the instruction first appeared. Table 1.17 lists CPO instructions.

OpCode	Description	MIPS ISA Level ¹
LB	Load Byte	I
LBU	Load Byte Unsigned	I
LH	Load Halfword	I
LHU	Load Halfword Unsigned	Ι
LW	Load Word	I
LWL	Load Word Left	Ι
LWR	Load Word Right	I
SB	Store Byte	Ι
SH	Store Halfword	I
SW	Store Word	Ι
SWL	Store Word Left	Ι
SWR	Store Word Right	Ι
Note: ¹ For Tables 1.1 through 1.17 this column refers to the level in which the		

instruction first appeared.

Table 1.1 CPU Instruction Set: Load and Store Instructions

OpCode	Description	MIPS ISA Level
ADDI	Add Immediate	I
ADDIU	Add Immediate Unsigned	I
SLTI	Set on Less Than Immediate	I
SLTIU	Set on Less Than Immediate Unsigned	I
ANDI	AND Immediate	I
ORI	OR Immediate	I
XORI	Exclusive OR Immediate	I
LUI	Load Upper Immediate	I

Table 1.2	CPU Instruction	Set: Arithmetic	Instructions (ALU Imm	nediate)
-----------	------------------------	-----------------	------------------------------	----------

OpCode	Description	MIPS ISA Level
ADD	Add	I
ADDU	Add Unsigned	Ι
SUB	Subtract	Ι
SUBU	Subtract Unsigned	I
SLT	Set on Less Than	Ι
SLTU	Set on Less Than Unsigned	Ι
AND	AND	Ι
OR	OR	Ι
XOR	Exclusive OR	Ι
NOR	NOR	Ι

 Table 1.3 CPU Instruction Set: Arithmetic (3-Operand, R-Type)

OpCode	Description	MIPS ISA Level
MULT	Multiply	I
MULTU	Multiply Unsigned	I
DIV	Divide	I
DIVU	Divide Unsigned	I
MFHI	Move From HI	I
MTHI	Move To HI	I
MFLO	Move From LO	Ι
MTLO	Move To LO	Ι

 Table 1.4 CPU Instruction Set: Multiply and Divide Instructions

OpCode	Description	MIPS ISA Level
J	Jump	I
JAL	Jump And Link	I
JR	Jump Register	I
JALR	Jump And Link Register	I
BEQ	Branch on Equal	I
BNE	Branch on Not Equal	I
BLEZ	Branch on Less Than or Equal to Zero	I
BGTZ	Branch on Greater Than Zero	I
BLTZ	Branch on Less Than Zero	I
BGEZ	Branch on Greater Than or Equal to Zero	I
BLTZAL	Branch on Less Than Zero And Link	I
BGEZAL	Branch on Greater Than or Equal to Zero And Link	Ι

 Table 1.5 CPU Instruction Set: Jump and Branch Instruction

OpCode	Description	MIPS ISA Level
SLL	Shift Left Logical	Ι
SRL	Shift Right Logical	Ι
SRA	Shift Right Arithmetic	Ι
SLLV	Shift Left Logical Variable	Ι
SRLV	Shift Right Logical Variable	Ι
SRAV	Shift Right Arithmetic Variable	Ι

Table 1.6 CPU Instruction Set: Shift Instructions

OpCode	Description	MIPS ISA Level
LWCz	Load Word to Coprocessor z	Ι
SWCz	Store Word from Coprocessor z	Ι
MTCz	Move To Coprocessor z	Ι
MFCz	Move From Coprocessor z	Ι
CTCz	Move Control to Coprocessor z	Ι
CFCz	Move Control From Coprocessor z	Ι
COPz	Coprocessor Operation z	Ι
BCzT	Branch on Coprocessor z True	Ι
BCzF	Branch on Coprocessor z False	Ι

Table 1.7 Instruction Set: Coprocessor Instructions

OpCode	Description	MIPS ISA Level
SYSCALL	System Call	Ι
BREAK	Break	Ι

Table 1.8 CPU Instruction Set: Special Instructions

OpCode	Description	MIPS ISA Level
LD	Load Doubleword	III
LDL	Load Doubleword Left	III

Table 1.9 MIPS 2/MIPS 3 Additional: Load and Store Instructions

OpCode	Description	MIPS ISA Level
LDR	Load Doubleword Right	III
LL	Load Linked	II
LLD	Load Linked Doubleword	III
LWU	Load Word Unsigned	III
SC	Store Conditional	II
SCD	Store Conditional Doubleword	III
SD	Store Doubleword	III
SDL	Store Doubleword Left	III
SDR	Store Doubleword Right	III
SYNC	Sync	II

Table 1.9 MIPS 2/MIPS 3 Additional: Load and Store Instructions

OpCode	Description	MIPS ISA Level
DADDI	Doubleword Add Immediate	III
DADDIU	Doubleword Add Immediate Unsigned	III

Table 1.10 MIPS 2/MIPS 3 Additional: Arithmetic Instructions (ALU Immediate)

OpCode	Description	MIPS ISA Level
DMULT	Doubleword Multiply	III
DMULTU	Doubleword Multiply Unsigned	III
DDIV	Doubleword Divide	III
DDIVU	Doubleword Divide Unsigned	III

 Table 1.11 MIPS 2/MIPS 3 Additional: Multiply and Divide Instructions

OpCode	Description	MIPS ISA Level
BEQL	Branch on Equal Likely	II
BNEL	Branch on Not Equal Likely	II
BLEZL	Branch on Less Than or Equal to Zero Likely	Ш
BGTZL	Branch on Greater Than Zero Likely	II
BLTZL	Branch on Less Than Zero Likely	II
BGEZL	Branch on Greater Than or Equal to Zero Likely	Ш
BLTZALL	Branch on Less Than Zero And Link Likely	Ш
BGEZALL	Branch on Greater Than or Equal to Zero And Link Likely	Ш
BCzTL	Branch on Coprocessor z True Likely	II
BCzFL	Branch on Coprocessor z False Likely	II

OpCode	Description	MIPS ISA Level
DADD	Doubleword Add	III
DADDU	Doubleword Add Unsigned	III
DSUB	Doubleword Subtract	III
DSUBU	Doubleword Subtract Unsigned	III

Table 1.13 MIPS 2/MIPS 3 Additional: Arithmetic Instructions(3-operand, R-type)

OpCode	Description	MIPS ISA Level
DSLL	Doubleword Shift Left Logical	III
DSRL	Doubleword Shift Right Logical	III
DSRA	Doubleword Shift Right Arithmetic	III
DSLLV	Doubleword Shift Left Logical Variable	III
DSRLV	Doubleword Shift Right Logical Variable	III
DSRAV	Doubleword Shift Right Arithmetic Variable	III
DSLL32	Doubleword Shift Left Logical + 32	III
DSRL32	Doubleword Shift Right Logical + 32	III
DSRA32	Doubleword Shift Right Arithmetic + 32	III

Table 1.14 MIPS 2/MIPS 3 Additional: Shift Instructions

OpCode	Description	MIPS ISA Level
TGE	Trap if Greater Than or Equal	II
TGEU	Trap if Greater Than or Equal Unsigned	II
TLT	Trap if Less Than	II
TLTU	Trap if Less Than Unsigned	II
TEQ	Trap if Equal	II
TNE	Trap if Not Equal	II
TGEI	Trap if Greater Than or Equal Immediate	II
TGEIU	Trap if Greater Than or Equal Immediate Unsigned	II
TLTI	Trap if Less Than Immediate	II
TLTIU	Trap if Less Than Immediate Unsigned	II
TEQI	Trap if Equal Immediate	II
TNEI	Trap if Not Equal Immediate	II

 Table 1.15 MIPS 2/MIPS 3 Additional: Exception Instructions

OpCode	Description	MIPS ISA Level
DMFCz	Doubleword Move From Coprocessor z	II
DMTCz	Doubleword Move To Coprocessor z	II
LDCz	Load Double Coprocessor z	II
SDCz	Store Double Coprocessor z	II

Table 1.16 MIPS 2/MIPS 3 Additional: Coprocessor Instructions

OpCode	Description	MIPS ISA Level
DMFC0	Doubleword Move From CP0	III
DMTC0	Doubleword Move To CP0	III
MTC0	Move to CP0	Ι
MFC0	Move from CP0	Ι
TLBR	Read Indexed TLB Entry	Ι
TLBWI	Write Indexed TLB Entry	Ι
TLBWR	Write Random TLB Entry	Ι
TLBP	Probe TLB for Matching Entry	Ι
CACHE	Cache Operation	R4xxx only
ERET	Exception Return	R4xxx only
WAIT	Enter Standby mode	III

Table 1.17 CPO Instructions

Data Formats and Addressing

The RV4700 processor uses four data formats: a 64-bit doubleword, a 32-bit word, a 16-bit halfword, and an 8-bit byte. Byte ordering within each of the larger data formats—halfword, word, doubleword—can be configured in either big-endian or little-endian order. Endianness refers to the location of byte 0 within the multi-byte data structure. Figures 1.4 and 1.5 show the ordering of bytes within words and the ordering of words within multiple-word structures for the big-endian and little-endian conventions.

When the R4000 processor is configured as a big-endian system, byte 0 is the most-significant (leftmost) byte, thereby providing compatibility with MC 68000' and IBM 370' conventions. Figure 1.4 shows this configuration.




Figure 1.4 Big-Endian Byte Ordering

When configured as a little-endian system, byte 0 is always the least-significant (rightmost) byte, which is compatible with iAPX' x86 and DEC VAX' conventions. Figure 1.5 shows this configuration.





Figure 1.5 Little-Endian Byte Ordering

In this text, bit 0 is always the least-significant (rightmost) bit; thus, bit designations are always little-endian (although no instructions explicitly designate bit positions within words).



Figures 1.6 and 1.7 show little-endian and big-endian byte ordering in doublewords.

Figure 1.6 Little-Endian Data in a Doubleword




Figure 1.7 Big-Endian Data in a Doubleword

The CPU uses byte addressing for halfword, word, and doubleword accesses with the following alignment constraints:

- Halfword accesses must be aligned on an even byte boundary (0, 2, 4...).
- Word accesses must be aligned on a byte boundary divisible by four (0, 4, 8...).
- Doubleword accesses must be aligned on a byte boundary divisible by eight (0, 8, 16...).

The following special instructions load and store words that are not aligned on 4-byte (word) or 8-word (doubleword) boundaries:

LWL	LWR	SWL	SWR
LDL	LDR	SDL	SDR

These instructions are used in pairs to provide addressing of misaligned words. Addressing misaligned data incurs one additional instruction cycle over that required for addressing aligned data. This extra cycle is because of an extra instruction for the "pair" (e.g., LWL and LWR form a pair). Also note that the CPU moves the unaligned data at the same rate as a hardware mechanism. Figures 1.8 and 1.9 show the access of a misaligned word that has byte address 3.




Figure 1.8 Big-Endian Misaligned Word Addressing




Figure 1.9 Little-Endian Misaligned Word Addressing

Coprocessors (CP0-CP2)

The MIPS ISA (MIPS III) for the RV4700 (and R4000/R4400) defines three coprocessors (designated CP0 through CP2):

- Coprocessor 0 (**CP0**) is incorporated on the CPU chip and supports the virtual memory system and exception handling. CP0 is also referred to as the *System Control Coprocessor*.
- Coprocessor 1 (**CP1**) is incorporated on the RV4700, and implements the MIPS floating-point instruction set.
- Coprocessor 2 (CP2) is reserved for future use.

CP0 and CP1 are described in the sections that follow.

System Control Coprocessor, CP0

CP0 translates virtual addresses into physical addresses and manages exceptions and transitions between kernel, supervisor, and user states. CP0 also controls the cache subsystem, as well as providing diagnostic control and error recovery facilities.

CPO is also used to control the power management for the RV4700. This is the standby mode and it can be used to reduce the power consumption of the internal core of the CPU. The standby mode is entered by executing the WAIT instruction with the SysAD bus idle and is exited by any interrupt. This feature is discussed in Appendix G.

The CP0 registers shown in Figure 1.10 and described in Table 1.18 on page 1.15 manipulate the memory management and exception handling capabilities of the CPU.

Note: Access to reserved or undefined CP0 register results are undefined. An exception may or may not result.




Figure 1.10 RV4700 CP0 Registers

Number	Register	Description	
0	Index	Programmable pointer into TLB array	
1	Random	Pseudorandom pointer into TLB array (read only)	
2	EntryLo0	Low half of TLB entry for even virtual page (VPN)	
3	EntryLo1	Low half of TLB entry for odd virtual page (VPN)	
4	Context	Pointer to kernel virtual page table entry (PTE) for 32- bit address spaces	
5	PageMask	TLB Page Mask	
6	Wired	Number of wired TLB entries	
7	—	Reserved	
8	BadVAddr	Bad virtual address	
9	Count	Timer Count	
10	EntryHi	High half of TLB entry	
11	Compare	Timer Compare	
12	SR	Status register	
13	Cause	Cause of last exception	
14	EPC	Exception Program Counter	
15	PRId	Processor Revision Identifier	
16	Config	Configuration register	
17	LLAddr	Load Linked Address	
18 - 19	—	Reserved	
20	XContext	Pointer to kernel virtual PTE table for 64-bit address spaces	
21-25	—	Reserved	
26	ECC	Secondary-cache error checking and correcting (ECC) and Primary parity	
27	CacheErr	Cache Error and Status register	
28	TagLo	Cache Tag register	
29	TagHi	Cache Tag register	
30	ErrorEPC	Error Exception Program Counter	
31	—	Reserved	

 Table 1.18 System Control Coprocessor (CP0) Register Definitions

Floating-Point Co-Processor, CP1

The RV4700 incorporates an entire floating-point co-processor on chip, including a floating-point register file and execution units. The floating-point co-processor forms a "seamless" interface with the integer unit, decoding and executing instructions in parallel with the integer unit. The RV4700 implements enhanced FPA operations, resulting in an improved peak MFLOP rate.

Floating-Point Units

The RV4700 floating-point execution units supports single and double precision arithmetic, as specified in the IEEE Standard 754. The execution unit is broken into a separate multiply unit and a combined add/convert/ divide/square root unit. Overlap of multiplies and add/subtract is supported. The multiplier is partially pipelined, allowing a new multiply to begin every 4 cycles.

As in the R3010 and R4000, the RV4700 maintains fully precise floatingpoint exceptions while allowing both overlapped and pipelined operations. Precise exceptions are extremely important in mission-critical environments, such as ADA, and highly desirable for debugging in any environment.

The floating-point unit's operation set includes floating-point add, subtract, multiply, divide, square root, conversion between fixed-point and floating-point format, conversion among floating-point formats, and floating-point compare. These operations comply with the IEEE Standard 754.

Table 1.19 shows the latencies of some of the floating-point instructions in internal processor cycles. Due to pipelining, repeat rates may be higher. Also note that many operations are autonomous and can go in parallel.

Operation	Single Precision	Double Precision
ADD	4	4
SUB	4	4
MUL	4	5
DIV	32	61
SQRT	31	60
СМР	3	3
FIX	4	4
FLOAT	6	6
ABS	1	1
MOV	1	1
NEG	1	1
LWC1, LDC1	2	2
SWC1, SDC1	1	1

Table 1.19 RV4700 Floating-Point Latency Cycles

Virtual-to-Physical Address Mapping

The RV4700 provides three modes of operation:

- user mode
- supervisor mode
- kernel mode

This mechanism is available to system software to provide a secure environment for user processes. Bits in a status register determine the mode of operation. In the user mode, the RV4700 provides a single, uniform virtual address space of 256GB (2GB when Status.UX = 0).

When operating in the kernel mode, four distinct virtual address spaces, totalling 1024GB (4GB when Status.KX = 0), are simultaneously available and are differentiated by the high-order bits of the virtual address.

The RV4700 processors also support a supervisor mode in which the virtual address space is 256.5GB (2.5GB when Stauts.SX = 0), divided into three regions based on the high-order bits of the virtual address.

When the RV4700 uses 64-bit virtual addresses, the address space layouts are an upward compatible extension of the 32-bit virtual address space layout. A detailed description of the addressing is given in Chapter 4.

Joint TLB

For fast virtual-to-physical address decoding, the RV4700 uses a large, fully associative TLB which maps 96 Virtual pages to their corresponding physical addresses. The TLB is organized as 48 pairs of even-odd entries, and maps a virtual address and address space identifier into the large, 64GB physical address space.

Two mechanisms are provided to assist in controlling the amount of mapped space, and the replacement characteristics of various memory regions. First, the page size can be configured, on a per-entry basis, to map a page size of 4KB to 16MB (in multiples of 4). A CPO register is loaded with the page size of a mapping, and that size is entered into the TLB when a new entry is written. Thus, operating systems can provide special purpose maps; for example, a typical frame buffer can be memory mapped using only one TLB entry.

The second mechanism controls the replacement algorithm when a TLB miss occurs. The RV4700 provides a random replacement algorithm to select a TLB entry to be written with a new mapping; however, the processor provides a mechanism whereby a system specific number of mappings can be locked into the TLB, and thus avoid being randomly replaced. This facilitates the design of real-time systems, by allowing deterministic access to critical software.

The joint TLB also contains information to control the cache coherency protocol for each page. Specifically, each page has attribute bits to determine whether the coherency algorithm is: uncached, non-coherent write-back, non-coherent write-through write-allocate, non-coherent write-through no write-allocate, sharable, exclusive, or update. Noncoherent write-back is typically used for both code and data on the RV4700; the write-through modes support more efficient frame buffer accesses than the R4000 family. The coherent modes are supported for R4000 compatibility and generate different transaction types on the system interface; cache coherency is not supported however.

Instruction TLB

The RV4700 also incorporates a 2-entry instruction TLB. Each entry maps a 4KB page. The instruction TLB improves performance by allowing instruction address translation to occur in parallel with data address translation. When a miss occurs on an instruction address translation, the least-recently used ITLB entry is filled from the JTLB. The operation of the ITLB is invisible to the user.

Data TLB

The RV4700 also incorporates a 4-entry data TLB. Each entry maps a 4KB page. The data TLB improves performance by allowing data address translation to occur in parallel with data address translation. When a miss occurs on an data address translation, the DTLB is filled from the JTLB. The DTLB refill is pseudo-LRU: the least recently used entry of the least recently used half is filled. The operation of the DTLB is invisible to the user.

Cache Memory

In order to keep the RV4700's high-performance pipeline full and operating efficiently, the RV4700 incorporates on-chip instruction and data caches that can be accessed in a single processor cycle. Each cache has its own 64-bit data path and can be accessed in parallel. The cache subsystem provides the integer and floating-point units with an aggregate bandwidth of 1.6GB per second at a system clock frequency of 50MHz.

Furthermore, the large, Two-way set associative caches increase emulation performance of DOS and Windows 3.1 applications when running under Windows NT.

Instruction Cache

The RV4700 incorporates a two-way set associative on-chip instruction cache. This virtually indexed, physically tagged cache is 16KB in size and is protected with word parity.

Because the cache is virtually indexed, the virtual-to-physical address translation occurs in parallel with the cache access, thus further increasing performance by allowing these two operations to occur simultaneously. The tag holds a 24-bit physical address and valid bit, and is parity protected.

The instruction cache is 64-bits wide, and can be refilled or accessed in a single processor cycle. Instruction fetches require only 32 bits per cycle, for a peak instruction bandwidth of 700 MB/sec @ 175MHz. Sequential accesses take advantage of the 64-bit fetch to reduce power dissipation, and cache miss refill writes 64 bits per cycle to minimize the cache miss penalty. The line size is eight instructions (32 bytes) to maximize performance.

Data Cache

For fast, single cycle data access, the RV4700 includes a 16KB on-chip data cache that is two-way set associative with a fixed 32-byte (eight words) line size. Both the D-cache and the I-cache can be accessed each pipeline cycle; thus, the data bandwidth is 1400 MB/sec @ 175 MHz, in addition to the 700 MB/sec instruction bandwidth.

The data cache is protected with byte parity and its tag is protected with a single parity bit. It is virtually indexed and physically tagged to allow simultaneous address translation and data cache access

The normal write policy is writeback, which means that a store to a cache line does not immediately cause memory to be updated. This increases system performance by reducing bus traffic and eliminating the bottleneck of waiting for each store operation to finish before issuing a subsequent memory operation. Software can however select write-through on a perpage basis when it is appropriate, such as for frame buffers. Associated with the Data Cache is the store buffer. When the RV4700 executes a Store instruction, this single-entry buffer gets written with the store data while the tag comparison is performed. If the tag matches, then the data is written into the Data Cache in the next cycle that the Data Cache is not accessed (the next non-load cycle). The store buffer allows the RV4700 to execute a store every processor cycle and to perform back-to-back stores without penalty.

Write buffer

Writes to external memory, whether cache miss writebacks or stores to uncached or write-through addresses, use the on-chip write buffer. The write buffer holds up to four 64-bit address and data pairs or 1 cache line to be written back. The entire buffer is used for a data cache writeback and allows the processor to proceed in parallel with memory update. For uncached and write-through stores, the write buffer significantly increases performance over the R4000 family of processors.

RV4700 Clocks

The RV4700 has a number of clocks for the user. First, there is the pipeline clock, PClock. This clock is used for the pipeline and pipeline related functions internal to the RV4700. It is two times the MasterClock frequency. The next clock is the system interface clock, SClock. This is also an internal clock and is used to sample data at the system interface and to clock data into the processor system interface output registers. The SClock is a divided version of the PClock. The divisor is selected at boot time.

There are three external clocks. (Some outputs are replicated to minimize loading.) The MasterOut is at the same frequency as MasterClock and can be used to clock certain external logic. The other clocks are used by the external agent. These are the TClock, Transmit clock, and the RClock, Receive clock. The TClock is used to clock the output registers (signals transmitted to the RV4700) of the external agent and is at the same frequency as SClock. The RClock is used to clock the input register (signals received from the RV4700) of the external agent. It is also at the same frequency as the SClock but its phase leads the SClock and TClock by 25%. The RV4700 implements an on-chip PLL to eliminate the effects of clock skew.

System Interface

The RV4700 supports a 64-bit system interface that is compatible with the R4000PC system interface. This interface operates from two clocks provided by the RV4700, TClock[1:0] and RClock[1:0], at a division of the pipeline clock.

The interface consists of a 64-bit Address/Data bus with 8 check bits and a 9-bit command bus. In addition, there are 8 handshake signals and 6 interrupt inputs. The interface has a simple timing specification and is capable of transferring data between the processor and memory at a peak rate of 400MB/sec at 50MHz.

Figure 1.11 shows a typical system using the RV4700. In this example there is DRAM, a boot EPROM and an optional secondary cache.




Figure 1.11 Typical System Block Diagram



CPU Instruction Set Summary

Introduction

This chapter provides an overview of the central processing unit (CPU) instruction set. For more detailed descriptions of individual CPU instructions, refer to Appendix A of this manual.

An overview of the floating-point unit (FPU) instruction set is in Chapter 6; refer to Appendix B for detailed descriptions of individual FPU instructions.

CPU Instruction Formats

Each CPU instruction consists of a single 32-bit word, aligned on a word boundary. There are three instruction formats—immediate (I-type), jump (J-type), and register (R-type)—as shown in Figure 2.1. The use of a small number of instruction formats simplifies instruction decoding (thus higher frequency operations) and allowing the compiler to synthesize more complicated (and less frequently used) operations and addressing modes from these three formats as needed.




Figure 2.1 CPU Instruction Formats

In the MIPS architecture, coprocessor instructions are implementationdependent; refer to Appendix A for details of individual Coprocessor 0 instructions.

Load and Store Instructions

Load and store are immediate (I-type) instructions that move data between memory and the general registers. The only addressing mode that load and store instructions directly support is *base register plus 16-bit signed immediate offset*.

Scheduling a Load Delay Slot

A load instruction that does not allow its result to be used by the instruction immediately following is called a *delayed load instruction*. The instruction slot immediately following this delayed load instruction is referred to as the *load delay slot*.

In the RV4700 processor, the instruction immediately following a load instruction can request the contents of the loaded register, however, in such cases, hardware interlocks insert additional real cycles. Consequently, scheduling load delay slots can be desirable, both for performance and R-Series (e.g., R3051) processor compatibility. However, the scheduling of load delay slots is not absolutely required.

Defining Access Types

Access type indicates the size of the RV4700 processor data item to be loaded or stored, set by the load or store instruction opcode. Access types are defined in Appendix A.

Regardless of access type or byte ordering (endianness), the address given specifies the low-order byte in the addressed field. For a big-endian configuration, the low-order byte is the most-significant byte; for a littleendian configuration, the low-order byte is the least-significant byte.

The access type, together with the three low-order bits of the address, define the bytes accessed within the addressed doubleword, which is shown in Table 2.1 on page 2-3.

Only the combinations shown in Table 2.1 are permissible. Any other combinations cause address error exceptions. See Appendix A for individual descriptions of CPU load and store instructions.

Access Type Mnemonic		Low Order Address			tes	s Ac	ce	sse	d										
(Value)	Bit		<u> </u>	Big endian (630)					Little endian (630)					0)					
	2	1	0				By				.,					/te			.,
Doubleword (7)	0	0	0	0	1	2	3	4	5	6	7	7	6	5	4	3	2	1	0
Septibyte (6)	0	0	0	0	1	2	3	4	5	6			6	5	4	3	2	1	0
	0	0	1		1	2	3	4	5	6	7	7	6	5	4	3	2	1	
Sextibyte (5)	0	0	0	0	1	2	3	4	5					5	4	3	2	1	0
	0	1	0			2	3	4	5	6	7	7	6	5	4	3	2		
Quintibyte (4)	0	0	0	0	1	2	3	4							4	3	2	1	0
	0	1	1				3	4	5	6	7	7	6	5	4	3			
Word (3)	0	0	0	0	1	2	3									3	2	1	0
	1	0	0					4	5	6	7	7	6	5	4				
Triplebyte (2)	0	0	0	0	1	2											2	1	0
	0	0	1		1	2	3									3	2	1	
	1	0	0					4	5	6			6	5	4				
	1	0	1						5	6	7	7	6	5					
Halfword (1)	0	0	0	0	1													1	0
	0	1	0			2	3									3	2		
	1	0	0					4	5					5	4				
	1	1	0							6	7	7	6						
Byte (0)	0	0	0	0															0
	0	0	1		1													1	
	0	1	0			2											2		
	0	1	1				3									3			
	1	0	0					4							4				
	1	0	1						5					5					
	1	1	0							6			6						
	1	1	1								7	7							

Table 2.1 Byte Access within a Doubleword

Computational Instructions

Computational instructions can be either: 1) in register (R-type) format, in which both operands are registers, or 2) in immediate (I-type) format, in which one operand is a 16-bit immediate.

Computational instructions perform the following operations on register values:

- arithmetic
- logical
- shift
- multiply
- divide

These operations fit in the following four categories of computational instructions:

- ALU Immediate instructions
- three-Operand Register-Type instructions
- shift instructions
- multiply and divide instructions

64-bit Virtual Address Operations with 32-bit operands

Operands to 32-bit operand opcodes must be in sign-extended form. 32bit operand opcodes include all non-doubleword operations, such as: ADD, ADDU, SUB, SUBU, ADDI, SLL, SRL, SRA, SLLV, etc. The result of operations that use incorrect sign-extended 32-bit values is unpredictable.

Cycle Timing for Multiply and Divide Instructions

MFHI and MFLO instructions (described in Appendix A) are interlocked so that any attempt to read them before prior multiply or divide instructions complete delays the execution of these instructions until the prior instructions finish.

Table 2.2 gives the number of processor cycles (PCycles) required to resolve an interlock or stall between various multiply or divide instructions, and a subsequent MFHI or MFLO instruction.

Instruction	RV4700
MULT	8
MULTU	8
DIV	42
DIVU	42
DMULT	10
DMULTU	10
DDIV	74
DDIVU	74

Table 2.2 Multiply/Divide Instruction Cycle Timing

For more information about computational instructions, refer to the individual instruction as described in Appendix A.

Jump and Branch Instructions

Jump and branch instructions change the control flow of a program. All jump and branch instructions occur with a delay of one instruction: that is, the instruction immediately following the jump or branch (this is known as the instruction in the *delay slot*) always executes while the target instruction is being fetched from storage.

Overview of Jump Instructions

Subroutine calls in high-level languages are usually implemented with Jump or Jump and Link instructions, both of which are J-type instructions. In J-type format, the 26-bit target address shifts left 2 bits and combines with the high-order 4 bits of the current program counter to form an absolute address.

Returns, dispatches, and large cross-page jumps are usually implemented with the Jump Register or Jump and Link Register instructions. Both are R-type instructions that take the 32-bit or 64-bit byte address contained in one of the general purpose registers.

For more information about jump instructions, refer to the individual instruction as described in Appendix A.

Overview of Branch Instructions

All branch instruction target addresses are computed by adding the address of the instruction in the delay slot to the 16-bit *offset* (shifts left 2 bits and is sign-extended to 32 bits). All branches occur with a delay of one instruction.

If a conditional branch likely is not taken, the instruction in the delay slot is nullified. For regular conditional branches, the delay slot is always executed.

For more information about branch instructions, refer to the individual instruction as described in Appendix A.

Special Instructions

Special instructions allow the software to initiate traps; they are always R-type. For more information about special instructions, refer to the individual instruction as described in Appendix A.

Exception Instructions

Exception instructions are extensions to the MIPS ISA. For more information about exception instructions, refer to the individual instruction as described in Appendix A.

Coprocessor Instructions

Coprocessor instructions perform operations in their respective coprocessors. Coprocessor loads and stores are I-type, and coprocessor computational instructions have coprocessor-dependent formats.

Individual coprocessor instructions are described in Appendices A (for CP0) and B (for the FPU, CP1).

CP0 instructions perform operations specifically on the System Control Coprocessor registers to manipulate the memory management and exception handling facilities of the processor. Appendix A contains details of the CP0 instructions.



The CPU Pipeline

Introduction

This chapter describes the basic operation of the CPU pipeline, which includes descriptions of the delay instructions (instructions that follow a branch or load instruction in the pipeline), interruptions to the pipeline flow caused by interlocks and exceptions, and RV4700 implementation of an uncached store buffer. The FPU pipeline is described in a later chapter.

CPU Pipeline Operation

The RV4700 uses a 5-stage pipeline, similar to the R3000. The simplicity of this pipeline allows the RV4700 to be lower cost and lower power than super-scalar or super-pipelined processors. Unlike the R3000, the RV4700 does virtual-to-physical translation in parallel with cache access. This allows the RV4700 to operate at over twice the frequency of the R3000 and to support a larger TLB for address translation.

Compared to the 8-stage R4000 pipeline, the RV4700 requires fewer stalls and is therefore more efficient.

Once the pipeline has been filled, five instructions are executed simultaneously. Figure 3.1 shows the five stages of the instruction pipeline; the next section describes the pipeline stages.




Figure 3.1 Instruction Pipeline Stages

CPU Pipeline Stages

This section describes each of the phases of the five pipeline stages. Each stage has 2 phases:

- 1I Instruction Fetch, Phase one
- 2I Instruction Fetch, Phase two
- 1R Register Fetch, Phase one
- 2R Register Fetch, Phase two
- 1A Execution, Phase one
- 2A Execution, Phase two
- 1D Data Fetch, Phase one
- 2D Data Fetch, Phase two
- 1W Write Back, Phase one
- 2W Write Back, Phase two

11 - Instruction Fetch, Phase one

During the 1I phase the instruction address translation begins in the ITLB.

2I - Instruction Fetch, Phase two

During the 2I phase, the instruction cache fetch begins and the instruction address translation in the ITLB continues.

1R - Register Fetch, Phase one

During the 1R phase, the following occurs:

- The instruction cache fetch finishes.
- The instruction cache tag is checked against the page frame number obtained from the ITLB.

2R - Register Fetch, Phase two

During the 2R phase, the following occurs:

- The instruction decoder decodes the instruction.
- Any required operands are fetched from the register file.
- Make a decision to either issue or slip (for an interlock condition).
- For a branch, the branch address is calculated.

1A - Execution, Phase one

During the 1A phase, one of the following occurs:

- Any result from the A or D stages are bypassed.
- The arithmetic logic unit (ALU) starts the integer arithmetic, logical or shift operation.
- The ALU calculates the data virtual address for load and store instructions.
- The ALU determines whether the branch condition is true.

2A - Execution, Phase two

During the 2A phase, one of the following occurs:

- The integer arithmetic, logical or shift operation will complete.
- A data cache access will start.
- Store data is shifted to the specified byte position(s).
- The data virtual-to-physical address translation in the DTLB will start.

1D - Data Fetch, Phase one

During the 1D phase, one of the following occurs:

- The data cache access will continue.
- The data address translation in the DTLB completes.
- The virtual-to-physical address translation in the JTLB will start.

2D - Data Fetch, Phase two

During the 2D phase, one of the following occurs:

- The data cache access will finish and the data is shifted down and extended.
- The virtual-to-physical address translation in the JTLB will finish.

The data cache tag is checked against the PFN from the DTLB or JTLB for any data cache access.

1W - Write Back, Phase one


This phase is used internally by the processor to resolve all exceptions, in preparation for the register file write.

2W - Write Back, Phase two

For register-to-register and load instructions, the result is written back to the register file during the 2W stage. Branch instructions perform no operation during this stage.

Figure 3.2 shows the activities occurring during each ALU pipeline stage, for load, store, and branch instructions.

Clock					/	
Stage	1I 2I 1R 2R	1A	2A	1D	2D	1W 2W
lFetch and Decode	ICD ICA ITLBM ITLBR ITC RF IDEC		_			
ALU		EX1	EX2	2		WB
Load/St	tore	DVA	DCA	D DCAA	DCLA	
			_	JTLB1	JTLB2	
			DTLB	M DTLBR	DTC	WB
			SA			DCW
Branch		BAC				
ICD	Instruction cache address decode	ICA	- \	Instruction c	ache ar	ray access
	Instruction cache address decode Instruction address translation match	-				ray access translation read
ITLBM	Instruction address translation	_	.BR		ddress	translation read
ITLBM ITC	Instruction address translation match	ITL	.BR	Instrustion a	nddress rand fet	translation read
ITLBM ITC IDEC	Instruction address translation match Instruction tag check	ITL RF	.BR	Instrustion a	nddress rand fet age 1	translation read
ICD ITLBM ITC IDEC EX2 DVA	Instruction address translation match Instruction tag check Instruction decode	ITI RF EX WE	.BR	Instrustion a Register oper Operation st	nddress rand fet age 1 o registe	translation read ch er file
ITLBM ITC IDEC EX2	Instruction address translation match Instruction tag check Instruction decode Operation stage 2	ITI RF EX WE	LBR	Instrustion a Register oper Operation st Write back to	address rand fet age 1 o registe address	translation read ch er file decode
ITLBM ITC IDEC EX2 DVA	Instruction address translation match Instruction tag check Instruction decode Operation stage 2 Data virtual address calculation	RF EX WF DC DC	LBR	Instrustion a Register oper Operation st Write back to Data cache a Data cache l	nddress rand fet age 1 o registe address oad alig	translation read ch er file decode
ITLBM ITC IDEC EX2 DVA DCAA	Instruction address translation match Instruction tag check Instruction decode Operation stage 2 Data virtual address calculation Data cache array access	RF EX WE DC DC	LBR 1 3 CAD CLA LB2	Instrustion a Register oper Operation st Write back to Data cache a Data cache l	address rand fet age 1 o registe address oad alig	translation read ch er file decode m in JTLB stage 2
ITLBM ITC IDEC EX2 DVA DCAA JTLB1	Instruction address translation match Instruction tag check Instruction decode Operation stage 2 Data virtual address calculation Data cache array access Address translation in JTLB stage 1	RF EX WE DC DC	LBR 1 1 3 CAD CLA LB2 LMR	Instrustion a Register oper Operation st Write back to Data cache a Data cache l Address tran	address rand fet age 1 o registe address oad alig	translation read ch er file decode m in JTLB stage 2



Branch Delay

The CPU pipeline has a branch delay of one cycle and a load delay of one cycle. The one-cycle branch delay is a result of the branch decision logic operating during the 1A pipeline phase of the branch instruction. This allows the branch target address calculated in the previous phase to be used for the instruction access in the following 1I phase. The pipeline will begin the fetch of the branch path as well as the fall-through path in the cycle following the delay slot. After the branch decision is made, the processor will continue with the fetch of either the branch path (for a taken branch) or the fall-through path (for the non-taken branch).

Figure 3.3 illustrates the branch delay.




Figure 3.3 CPU Pipeline Branch Delay

Load Delay

The completion of a load at the end of the 2D pipeline phase produces an operand that is available for the 1A pipeline phase of the instruction following the load delay slot.

Figure 3.4 shows the load delay of one pipeline cycle.




Figure 3.4 CPU Pipeline Load Delay

Interlock and Exception Handling

Smooth pipeline flow is interrupted when cache misses or exceptions occur, or when data dependencies are detected. Interruptions handled using hardware, such as cache misses, are referred to as interlocks, while those that are handled using software are called exceptions. There are two types of interlocks:

- stalls, which are resolved by halting the pipeline
- slips, which require the back end of the pipeline to advance while the front end of the pipeline is held static

At each cycle, exception and interlock conditions are checked for all active instructions.

Because each exception or interlock condition corresponds to a particular pipeline stage, a condition can be traced back to the particular instruction in the exception/interlock stage, as shown in Figure 3.5. For instance, a Reserved Instruction (RI) exception is raised in the execution (A) stage.

State			Pipeline Stage		
State	I	R	Α	D	W
Stall	ITM	ICM		DCM	
	-			CPE	
	I	R	A	D	W
Slip		LDI			
	-	MDSt			
	-	FCBsy			
	Ι	R	A	D	W
Exceptions	ITLB	IBE	RI	DBE	
	-	IPErr	CUn	NMI	
	-		BP	Reset	
	-		SC	DPErr	
			DTLB	OVF	
			TLBMod	Тгар	
			Intr		

Figure 3.5 Correspondence of Pipeline Stage to Interlock Condition

For a description of the pipeline interlocks and exceptions listed in Figure 3.5, refer to Table 3.1 and Table 3.2, which follow.

Table 3.1 and Table 3.2 describe the pipeline interlocks and exceptions listed in Figure 3.5.

Exception	Description
ITLB	Instruction Translation or Address Exception
Intr	External Interrupt
IBE	Instruction Bus Error
RI	Reserved Instruction
BP	Breakpoint
SC	System Call
CUn	Coprocessor Unusable
IPErr	Instruction Parity Error
OVF	Integer Overflow
FPE	FP Interrupt
ExTrap	EX Stage Traps
DTLB	Data Translation or Address Exception
TLBMod	TLB Modified
DBE	Data Bus Error
DPErr	Data Parity Error
NMI	Non-maskable Interrupt (or Soft Reset)
Reset	Reset

 Table 3.1
 Pipeline Exceptions

Interlock	Description
ITM	Instruction TLB Miss
ICM	Instruction Cache Miss
СРЕ	Coprocessor Possible Exception
DCM	Data Cache Miss
LDI	Load Interlock
MDSt	Multiply/Divide Start
FCBsy	FP Coprocessor Busy

Table 3.2Pipeline Interlocks

Exception Conditions

When an exception condition occurs, the relevant instruction and all those that follow it in the pipeline are cancelled. Accordingly, any stall conditions and any later exception conditions that may have referenced this instruction are inhibited; there is no benefit in servicing stalls for a cancelled instruction. When an exceptional condition is detected for an instruction, the RV4700 will kill it and all following instructions. When this instruction reaches the W stage, the exception flag causes it to write various CP0 registers with the exception state, change the current PC to the appropriate exception vector address and clear the exception bits of earlier pipeline stages.

This implementation allows all preceding instructions to complete execution and prevents all subsequent instructions from completing. Thus the value in the EPC is sufficient to restart execution. It also ensures that exceptions are taken in the order of execution; an instruction taking an exception may itself be killed by an instruction further down the pipeline that takes an exception in a later cycle.

Figure 3.6 shows the exception detection procedure (e.g., a reserved instruction exception).





Figure 3.6 Exception Detection

Stall Conditions

Stalls are used to stop the pipeline for conditions detected after the R pipe-stage. When a stall occurs, the processor will resolve the condition and then the pipeline will continue.







Figure 3.7 Data Cache Miss

The data cache miss is detected in the D pipe stage. If the cache line to be replaced is dirty — the W bit is set — the data is moved to the internal write buffer in the next cycle. The first doubleword of data is returned to the cache in 3 and the pipeline will then restart. The remainder of the cache line is returned in the subsequent cycles. The data to be written back will be returned to memory some time after the entire new cache line is returned.

Slip Conditions

During the 2R and 1A pipe-stages, internal logic will determine whether it is possible to start the current instruction in this cycle. If all of the source operands are available (either from the register file or via the internal bypass logic) and all the hardware resources necessary to complete the instruction will be available at the necessary time(s), then the instruction "issues"; otherwise, the instruction will "slip". Slipped instructions are retried on subsequent cycles until they issue. The backend of the pipeline (stages D and W) will advance normally during slips in an attempt to resolve the conflict. "NOPS" will be inserted into the bubble in the pipeline. Instructions killed by branch likely instructions, ERET or exceptions will not cause slips.






Figure 3.8 Instruction cache miss

Instruction cache misses are detected in R as shown in Figure 3.8 and the pipeline slips in its A stage. There can never be a writeback required for an instruction cache miss since dirty data can never exist in the I cache. Writes are not allowed to the I cache. Note that early restart is not employed for instruction cache misses, the requested cache line will be loaded into the cache in its entirety and, after that, the pipeline will restart.

RV4700 Write Buffer

The RV4700 contains a write buffer to improve the performance of writes to the external memory. Writes to external memory, whether cache miss writebacks or stores to uncached or write-through addresses, use this on-chip write buffer. The write buffer holds up to four 64-bit address and data pairs.

For a cache miss write-back, the entire buffer is used for the write-back data and allows the processor to proceed in parallel with the memory update. For uncached and write-through stores, the write buffer uncouples the CPU from the write to memory allowing increased performance over the R4000 family of processors. If the write buffer is full, additional stores will stall until there is room for them in the write buffer.





The RV4700 processor provides a full-featured memory management unit (MMU) which uses an on-chip Translation Lookaside Buffer (TLB) to translate virtual addresses into physical addresses.

This chapter describes the processor virtual and physical address spaces, the virtual-to-physical address translation, the operation of the TLB in making these translations, and those System Control Coprocessor (CP0) registers that provide the software interface to the TLB.

Translation Lookaside Buffer (TLB)

Mapped virtual addresses are translated into physical addresses using an on-chip TLB.¹ The TLB is a fully associative memory that holds 48 entries, which provide mapping to 48 odd/even page pairs (96 pages). When address mapping is indicated, each TLB entry is checked simultaneously for a match with the virtual address that is extended with an ASID stored in the *EntryHi* register.

The address mapped to a page ranges in size from 4Kbytes to 16Mbytes, in multiples of 4—that is, 4K, 16K, 64K, 256K, 1M, 4M, 16M.

Hits and Misses

If there is a virtual address match, or hit, in the TLB, the physical page number is extracted from the TLB and concatenated with the offset to form the physical address (see Figure 4.1).

If no match occurs (TLB miss), an exception is taken and software refills the TLB from the page table resident in memory. Software can write over a selected TLB entry or use a hardware mechanism to write into a random entry.

Multiple Matches

The RV4700 does not provide any detection or shutdown mechanism for multiple matches in the TLB. There is no damage possible from this condition. The result is undefined for this condition. Software is expected never to allow this to occur.

Address Spaces

This section describes the virtual and physical address spaces and the manner in which virtual addresses are converted or "translated" into physical addresses in the TLB.

Virtual Address Space

The processor virtual address can be either 32- or 64-bits wide, depending on mode of operation (user, supervisor or kernel) and the setting of the corresponding extended address bit in the Status register (UX, SX and KX).

- For the extended address bit = 0, addresses are 32-bits wide.
- For the extended address bit = 1, addresses are 64-bits wide.

^{1.} There are virtual-to-physical address translations that occur outside of the TLB. For example, addresses in *kseg0* and *kseg1* spaces are unmapped translations. In these spaces the physical address is $0x0000\ 0000\ 0 \parallel VA[28:0]$




Figure 4.1 shows the translation of a virtual address into a physical address.

Figure 4.1 Overview of a Virtual-to-Physical Address Translation

As shown in Figure 4.2 and Figure 4.3, the virtual address is extended with an 8-bit address space identifier (ASID), which reduces the frequency of TLB flushing when switching contexts. This 8-bit ASID is in the CPO *EntryHi* register, described later in this chapter. The *Global* bit (*G*) is in the *EntryLo0* and *EntryLo1* registers, described later in this chapter.

Physical Address Space

Using a 36-bit address, the processor physical address space encompasses 64Gigabytes. The section following describes the translation of a virtual address to a physical address.

Virtual-to-Physical Address Translation

Converting a virtual address to a physical address begins by comparing the virtual address from the processor with the virtual address in the TLB; there is a match when the virtual page number (VPN) of the address is the same as the VPN field of the entry, and either:

- the Global (*G*) bit of the TLB entry is set, or
- the ASID field of the virtual address is the same as the ASID field of the TLB entry.

This match is referred to as a *TLB hit*. If there is no match, a TLB Miss exception is taken by the processor and software is allowed to refill the TLB from a page table of virtual/physical addresses in memory.

If there is a virtual address match in the TLB, the physical address is output from the TLB and concatenated with the *Offset*, which represents an address within the page frame space. The *Offset* does not pass through the TLB.

Virtual-to-physical translation is described in greater detail throughout the remainder of this chapter; Figure 4.19 on page 22 is a flow diagram of the process.

The next two sections describe the 32-bit and 64-bit address translations.

32-bit Virtual Address Translation

Figure 4.2 shows the virtual-to-physical-address translation of a 32-bit virtual address.

- The top portion of Figure 4.2 shows a virtual address with a 12-bit, or 4Kbyte, page size, labelled *Offset*. The remaining 20 bits of the address represent the VPN, and index the 1M-entry page table.
- The bottom portion of Figure 4.2 shows a virtual address with a 24bit, or 16Mbyte, page size, labelled *Offset*. The remaining 8 bits of the address represent the VPN, and index the 256-entry page table.




Figure 4.2 32-bit Virtual Address Translation

64-bit Virtual Address Translation

Figure 4.3 on page 4 shows the virtual-to-physical-address translation of a 64-bit virtual address. This figure illustrates the two extremes in the range of possible page sizes: a 4Kbyte page (12 bits) and a 16Mbyte page (24 bits).

- The top portion of Figure 4.3 shows a virtual address with a 12-bit, or 4Kbyte, page size, labelled *Offset*. The remaining 28 bits of the address represent the VPN, and index the 256M-entry page table.
- The bottom portion of Figure 4.3 shows a virtual address with a 24bit, or 16Mbyte, page size, labelled *Offset*. The remaining 16 bits of the address represent the VPN, and index the 64K-entry page table.




Figure 4.3 64-bit Virtual Address Translation

Operating Modes

The processor has three operating modes that function in both 32- and 64-bit operations:

- User mode
- Supervisor mode
- Kernel mode

These modes are described in the next three sections.

User Mode Operations

In User mode, a single, uniform virtual address space—labelled User segment—is available; its size is:

- 2 Gbytes (2³¹ bytes) for Status.UX = 0 (*useg*)
- 1 Tbyte (2^{40} bytes) for Status.UX = 1 (*xuseg*)




Figure 4.4 shows the User mode virtual address space.

Figure 4.4 User Mode Virtual Address Space

The User segment starts at address 0 and the current active user process resides in either *useg* (32-bit virtual addressing) or *xuseg* (in 64-bit virtual addressing). The TLB identically maps all references to *useg/xuseg* from all modes, and controls cache accessibility.

The processor operates in User mode when the *Status* register contains the following bit-values:

- KSU bits = 10_2
- EXL = 0
- ERL = 0

In conjunction with these bits, the *UX* bit in the *Status* register selects between 32- or 64-bit User virtual addressing as follows:

• when *UX* = 0, 32-bit *useg* space is selected

• when *UX* = 1, 64-bit *xuseg* space is selected

Table 4.1 lists the characteristics of the two user mode segments, *useg* and *xuseg*.

Address Bit Values	Status Register Bit Values		Ň		Segment Name	Address Range	Segment Size
	KSU	EXL	ERL	UX			
32-bit A(31) = 0	102	0	0	0	useg	0x0000 0000 through 0x7FFF FFFF	2 Gbyte (2 ³¹ bytes)
64-bit A(63:40) = 0	102	0	0	1	xuseg	0x0000 0000 0000 0000 through 0x0000 00FF FFFF FFFF	1 Tbyte (2 ⁴⁰ bytes)

Table 4.1 32-bit and 64-bit User Mode Segments

32-bit User Mode (useg)

In User mode, when Status.UX = 0, User mode virtual addressing is compatible with the 32-bit addressing model shown in Figure 4.4, and a 2-Gbyte user address space is available, labelled *useg*.

All valid User mode virtual addresses have their most-significant bit cleared to 0; any attempt to reference an address with the most-significant bit set while in User mode causes an Address Error exception.

In 32-bit User mode virtual addressing, the TLB refill exception vector is used for TLB misses.

The system maps all references to *useg* through the TLB, and bit settings within the TLB entry for the page determine the cacheability of a reference.

64-bit User Mode (xuseg)

In User mode, when Status.UX =1, User mode virtual addressing is extended to the 64-bit model shown in Figure 4.4, and a 1-Tbyte user address space is available, labelled *xuseg*.

All valid User mode virtual addresses have bits 63:40 equal to 0; an attempt to reference an address with bits 63:40 not equal to 0 causes an Address Error exception.

The extended addressing TLB refill exception vector is used for TLB misses.

Supervisor Mode Operations

Supervisor mode is designed for layered operating systems in which a true kernel runs in RV4700 Kernel mode, and the rest of the operating system runs in Supervisor mode.

The processor operates in Supervisor mode when the *Status* register contains the following bit-values:

- $KSU = 01_2$
- EXL = 0
- $\overline{ERL} = 0$

In conjunction with these bits, the *SX* bit in the *Status* register selects between 32- or 64-bit Supervisor mode virtual addressing:

• when SX = 0, 32-bit supervisor space virtual addressing is selected

• when *SX* = 1, 64-bit supervisor space virtual addressing is selected

Figure 4.5 shows Supervisor mode address mapping. Table 4.2, which follows the figure, lists the characteristics of the supervisor mode segments; descriptions of the address spaces follow.




Figure 4.5 Supervisor Mode Virtual Address Space

	Status Register			er			
Address Bit	Bit Values						Segment
Values	KSU	EXL	ERL	SX	Segment Name	Address Range	Size
32-bit A(31) = 0	012	0	0	0	suseg	0x0000 0000 through 0x7FFF FFFF	2 Gbytes (2 ³¹ bytes)
$\begin{array}{l} 32\text{-bit} \\ A(31:29) = 110_2 \end{array}$	012	0	0	0	sseg	0xC000 0000 through 0xDFFF FFFF	512 Mbytes (2 ²⁹ bytes)
$\begin{array}{l} 64\text{-bit} \\ A(63:62) = 00_2 \end{array}$	012	0	0	1	xsuseg	0x0000 0000 0000 0000 through 0x0000 00FF FFFF FFFF	1 Tbyte (2 ⁴⁰ bytes)
$\begin{array}{l} 64\text{-bit} \\ A(63:62) = 01_2 \end{array}$	012	0	0	1	xsseg	0x4000 0000 0000 0000 through 0x4000 00FF FFFF FFFF	1 Tbyte (2 ⁴⁰ bytes)
$\begin{array}{l} 64\text{-bit} \\ A(63:62) = 11_2 \end{array}$	012	0	0	1	csseg	0xFFFF FFFF C000 0000 through 0xFFFF FFFF DFFF FFFF	512 Mbytes (2 ²⁹ bytes)

Table 4.2 32-bit and 64-bit Supervisor Mode Segments

32-bit Supervisor Mode, User Space (suseg)

In Supervisor mode, when Status.SX = 0 and the most-significant bit of the 32-bit virtual address is set to 0, the *suseg* virtual address space is selected; it covers the full 2^{31} bytes (2Gbytes) of the current user address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

This mapped space starts at virtual address 0x0000 0000 and runs through 0x7FFF FFFF.

32-bit Supervisor Mode, Supervisor Space (sseg)

In Supervisor mode, when Status.SX = 0 and the three most-significant bits of the 32-bit virtual address are 110_2 , the *sseg* virtual address space is selected; it covers 2^{29} -bytes (512Mbytes) of the current supervisor address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

This mapped space begins at virtual address 0xC000 0000 and runs through 0xDFFF FFFF.

64-bit Supervisor Mode, User Space (xsuseg)

In Supervisor mode, when Status.SX = 1 and bits 63:62 of the virtual address are set to 00_2 , the *xsuseg* virtual address space is selected; it covers the full 2^{40} bytes (1Tbyte) of the current user address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

This mapped space starts at virtual address 0x0000 0000 0000 0000 and runs through 0x0000 00FF FFFF FFFF.

64-bit Supervisor Mode, Current Supervisor Space (xsseg)

In Supervisor mode, when Status.SX = 1 and bits 63:62 of the virtual address are set to 01_2 , the *xsseg* current supervisor virtual address space is selected. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

This mapped space begins at virtual address 0x4000 0000 0000 0000 and runs through 0x4000 00FF FFFF FFFF.

64-bit Supervisor Mode, Separate Supervisor Space (csseg)

In Supervisor mode, when Status.S $\hat{X} = 1$ and bits 63:62 of the virtual address are set to 11_2 , the *csseg* separate supervisor virtual address space is selected. Addressing of the *csseg* is compatible with addressing *sseg* in 32-bit mode. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

This mapped space begins at virtual address 0xFFFF FFFF C000 0000 and runs through 0xFFFF FFFF DFFF FFFF.

Kernel Mode Operations

The processor operates in Kernel mode when the *Status* register contains one of the following values:

- $KSU = 00_2$
- EXL = 1
- ERL = 1

In conjunction with these bits, the *KX* bit in the *Status* register selects between 32- or 64-bit Kernel mode addressing:

- when *KX* = 0, 32-bit kernel space virtual addressing is selected
- when *KX* = 1, 64-bit kernel space virtual addressing is selected

The processor enters Kernel mode whenever an exception is detected and it remains in Kernel mode until an Exception Return (ERET) instruction is executed. The ERET instruction restores the processor to the mode existing prior to the exception.

Kernel mode virtual address space is divided into regions differentiated by the high-order bits of the virtual address, as shown in Figure 4.6.

	32-bit*			64-bit		
Ox FFFF FFFF	0.5 GB		Ox FFFF FFFF FFFF FFFF	0.5 GB Mapped	ckseg3	
0x E000 0000	Mapped	kseg3	0x FFFF FFFF E000 0000	0.5 GB	cksseq	
	0.5 GB		0x FFFF FFFF C000 0000	Mapped	CREECY	
0x C000 0000	Mapped	ksseg	0x FFFF FFFF A000 0000	0.5 GB Unmapped Uncached	ckseg1	
	0.5 GB Unmapped Uncached	kseg1	0x FFFF FFFF 8000 0000	0.5 GB Unmapped Cached	ckseg0	
0x A000 0000	0.5 GB		0x C000 00FF 8000 0000	Address error		
0x 8000 0000	Unmapped Cached	kseg0	0x C000 0000 0000 0000	Mapped	xkseg	
			0x 8000 0000 0000 0000	Unmapped	xkphys	
			0x 4000 0100 0000 0000	Address error		
	2 GB	kuseg		1 TB Mapped	xksseg	
	Mapped		0x 4000 0000 0000 0000	Mapped		
			0x 0000 0100 0000 0000	Address error		
				1 TB Mapped	xkuseg	
0x 0000 0000			0x 0000 0000 0000 0000			
Note: *In 32-bit virtual addressing, bit 31 is sign-extended through bits 63:32. Failure results in an Address Error exception.						

Figure 4.6 Kernel Mode Address Space

Address Bit Values	Status Register Is One Of These Val		atus Register Is ne Of These Values			Address Range	Segment Size
	KSU	EXL	ERL	КХ			
A(31) = 0	V	SU O	0	0	kuseg	0x0000 0000 through 0x7FFF FFFF	2 Gbytes (2 ³¹ bytes)
A(31:29) = 100 ₂		KSU = 00 ₂ or		0	kseg0	0x8000 0000 through 0x9FFF FFFF	512 Mbytes (2 ²⁹ bytes)
A(31:29) = 101 ₂		EXL = or	1	0	kseg1	0xA000 0000 through 0xBFFF FFFF	512 Mbytes (2 ²⁹ bytes)
A(31:29) = 110 ₂		ERL =1	L	0	ksseg	0xC000 0000 through 0xDFFF FFFF	512 Mbytes (2 ²⁹ bytes)
A(31:29) = 111 ₂				0	kseg3	0xE000 0000 through 0xFFFF FFFF	512 Mbytes (2 ²⁹ bytes)

Table 4.3 lists the characteristics of the 32-bit kernel mode segments, and Table 4.4 lists the characteristics of the 64-bit kernel mode segments

 Table 4.3 32-bit Kernel Mode Segments

32-bit Kernel Mode, User Space (kuseg)

In Kernel mode, when Status.KX = 0, and the most-significant bit of the virtual address, A31, is cleared, the 32-bit *kuseg* virtual address space is selected; it covers the full 2^{31} bytes (2 Gbytes) of the current user address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

32-bit Kernel Mode, Kernel Space 0 (kseg0)

In Kernel mode, when Status.KX = 0 and the most-significant three bits of the virtual address are 100_2 , 32-bit *kseg0* virtual address space is selected; it is the current 2^{29} -byte (512-Mbyte) kernel physical space.

References to *kseg0* are not mapped through the TLB; the physical address selected is defined by subtracting 0x8000 0000 from the virtual address (physical address = $0x0000 \ 0000 \ 0 || VA[28:0]$).

The *K0* field of the *Config* register, described in this chapter, controls cacheability and coherency.

32-bit Kernel Mode, Kernel Space 1 (kseg1)

In Kernel mode, when Status.KX = 0 and the most-significant three bits of the 32-bit virtual address are 101_2 , 32-bit *kseg1* virtual address space is selected; it is the current 2^{29} -byte (512Mbyte) kernel physical space.

References to *kseg1* are not mapped through the TLB; the physical address selected is defined by subtracting $0xA000\ 0000$ from the virtual address (physical address = $0x0000\ 0000\ 0$ | | VA[28:0]).

Caches are disabled for accesses to these addresses, and physical memory (or memory-mapped I/O device registers) are accessed directly.

32-bit Kernel Mode, Supervisor Space (ksseg)

In Kernel mode, when Status.KX = 0 and the most-significant three bits of the 32-bit virtual address are 110_2 , the *ksseg* virtual address space is selected; it is the current 2^{29} -byte (512Mbyte) supervisor virtual space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

32-bit Kernel Mode, Kernel Space 3 (kseg3)

In Kernel mode, when Status.KX = 0 and the most-significant three bits of the 32-bit virtual address are 111_2 , the *kseg3* virtual address space is selected; it is the current 2^{29} -byte (512Mbyte) kernel virtual space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

Address Bit Values	Status Register Is One Of These Values		Segment Name	Address Range	Segment Size		
	KSU	EXL	ERL	КХ			
A(63:62) = 00 ₂				1	xkuseg	0x0000 0000 0000 0000 through 0x0000 00FF FFFF FFFF	1 Tbyte (2 ⁴⁰ bytes)
A(63:62) = 01 ₂		_		1	xksseg	0x4000 0000 0000 0000 through 0x4000 00FF FFFF FFFF	1 Tbyte (2 ⁴⁰ bytes)
A(63:62) = 10 ₂	KSU = 00 ₂ or		1	xkphys	0x8000 0000 0000 0000 through 0xBFFF FFFF FFFF FFFF	8 2 ³⁶ -byte spaces	
A(63:62) = 11 ₂	EXL = 1 or		1	xkseg	0xC000 0000 0000 0000 through 0xC000 00FF 7FFF FFFF	2 ⁴⁴ bytes	
$\begin{array}{l} A(63:62) = 11_2 \\ A(61:31) = -1 \end{array}$]	$\mathbf{ERL} = 1$	l	1	ckseg0	0xFFFF FFFF 8000 0000 through 0xFFFF FFFF 9FFF FFFF	512 Mbytes (2 ²⁹ bytes)
$\begin{array}{l} A(63:62) = 11_2 \\ A(61:31) = -1 \end{array}$				1	ckseg1	0xFFFF FFFF A000 0000 through 0xFFFF FFFF BFFF FFFF	512 Mbytes (2 ²⁹ bytes)
$\begin{array}{l} A(63:62) = 11_2 \\ A(61:31) = -1 \end{array}$	-		1	cksseg	0xFFFF FFFF C000 0000 through 0xFFFF FFFF DFFF FFFF	512 Mbytes (2 ²⁹ bytes)	
$\begin{array}{l} A(63:62) = 11_2 \\ A(61:31) = -1 \end{array}$			1	ckseg3	OxFFFF FFFF E000 0000 through OxFFFF FFFF FFFF FFFF	512 Mbytes (2 ²⁹ bytes)	

Table 4.4 64-bit Kernel Mode Segments

64-bit Kernel Mode, User Space (xkuseg)

In Kernel mode, when Status.KX = 1 and bits 63:62 of the 64-bit virtual address are 00_2 , the *xkuseg* virtual address space is selected; it covers the current user address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

As a special feature for the ECC handler, if the *ERL* bit of the *Status* register is set, the user address region becomes a 2^{31} -byte unmapped, uncached space. This allows the ECC exception code to operate uncached using r0 as a base register.

64-bit Kernel Mode, Current Supervisor Space (xksseg)

In Kernel mode, when Status.KX = 1 and bits 63:62 of the 64-bit virtual address are 01_2 , the *xksseg* virtual address space is selected; it is the current supervisor virtual space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

64-bit Kernel Mode, Physical Spaces (xkphys)

In Kernel mode, when Status.KX = 1 and bits 63:62 of the 64-bit virtual address are 10₂, the *xkphys* virtual address space is selected; it is a set of eight 2³⁶-byte kernel physical spaces. Accesses with address bits 58:36 not equal to 0 cause an address error.

References to this space are not mapped; the physical address selected is taken from bits 35:0 of the virtual address. Bits 61:59 of the virtual address specify the cacheability and coherency attributes, as shown in Table 4.5.

Value (61:59)	Cacheability and Coherency Attributes	Starting Address
0	Cacheable, noncoherent, write-through, no write allocate	0x8000 0000 0000 0000
1	Cacheable, noncoherent, write-through, write allocate	0x8800 0000 0000 0000
2	Uncached	0x9000 0000 0000 0000
3	Cacheable, noncoherent	0x9800 0000 0000 0000
4 - 7	Reserved	0xA000 0000 0000 0000

Table 4.5 Cacheability and Coherency Attributes

64-bit Kernel Mode, Kernel Space (xkseg)

In Kernel mode, when Status.KX = 1 and bits 63:62 of the 64-bit virtual address are 11_2 , the address space selected is one of the following:

- kernel virtual space, *xkseg*, the current supervisor virtual space; the virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address
- one of the four 32-bit kernel compatibility spaces, as described in the next section.


64-bit Kernel Mode, Compatibility Spaces (ckseg1:0, cksseg, ckseg3)

In Kernel mode, when Status.KX = 1, bits 63:62 of the 64-bit virtual address are 11_2 , and bits 61:31 of the virtual address equal "-1", the lower two bytes of address, as shown in Figure 4.6, select one of the following 512-Mbyte compatibility spaces.

- *ckseg0*. This 64-bit virtual address space is an unmapped region, compatible with the 32-bit address model *kseg0*. The *K0* field of the *Config* register, described in this chapter, controls cacheability and coherency.
- *ckseg1*. This 64-bit virtual address space is an unmapped and uncached region, compatible with the 32-bit address model *kseg1*.
- *cksseg.* This 64-bit virtual address space is the current supervisor virtual space, compatible with the 32-bit address model *ksseg.*
- *ckseg3*. This 64-bit virtual address space is kernel virtual space, compatible with the 32-bit address model *kseg3*.

System Control Coprocessor

The System Control Coprocessor (CP0) is implemented as an integral part of the CPU, and supports memory management, address translation, exception handling, and other privileged operations. CP0 contains the registers shown in Figure 4.7 plus a 48-entry TLB. The sections that follow describe how the processor uses each of the memory management-related registers.






Figure 4.7 CPO Registers and the TLB

Format of a TLB Entry

Figure 4.8 shows the TLB entry formats for both 32- and 64-bit virtual addressing. Each field of an entry has a corresponding field in the *EntryHi*, *EntryLo0*, *EntryLo1*, or *PageMask* registers, as shown in Figure 4.9 and Figure 4.10; for example the *Mask* field of the TLB entry is also held in the *PageMask* register.




Figure 4.8 Format of a TLB Entry

The format of the *EntryHi*, *EntryLo0*, *EntryLo1*, and *PageMask* registers are nearly the same as the TLB entry. The one exception is the *Global* field (*G* bit), which is used in the TLB, but is reserved in the *EntryHi* register. Figure 4.9 and Figure 4.10 describe the TLB entry fields that are shown in Figure 4.8.




Figure 4.9 Fields of the PageMask and EntryHi Registers




Figure 4.10 Fields of the EntryLo0 and EntryLo1 Registers

The TLB page coherency attribute (C) bits specify whether references to the page should be cached; if cached, the algorithm selects between several coherency attributes. Table 4.6 shows the coherency attributes selected by the C bits.

<i>C</i> (5:3) Value	Page Coherency Attribute
0	Cacheable, noncoherent, write-through, no write allocate
1	Cacheable, noncoherent, write-through, write allocate
2	Uncached
3	Cacheable, noncoherent, write-back
4 - 7	Reserved

Table 4.6 TLB Page Coherency (C) Bit Values

CPO Registers

The following sections describe the CP0 registers (shown in Figure 4.7 on page 13) that are assigned specifically as a software interface with memory management (each register is followed by its register number in parentheses).

- Index register (CP0 register number 0)
- Random register (1)
- EntryLo0 (2) and EntryLo1 (3) registers
- PageMask register (5)
- *Wired* register (6)
- EntryHi register (10)
- PRId register (15)
- Config register (16)
- *LLAddr* register (17)
- TagLo (28) and TagHi (29) registers

Index Register (0)

The *Index* register is a 32-bit, read/write register containing six bits to index an entry in the TLB. The high-order bit of the register shows the success or failure of a TLB Probe (TLBP) instruction.

The *Index* register also specifies the TLB entry affected by TLB Read (TLBR) or TLB Write Index (TLBWI) instructions.

Figure 4.11 shows the format of the *Index* register; Table 4.7, which follows the figure, describes the *Index* register fields.




Figure 4.11 Index Register

Field	Description					
Р	Probe failure. Set to 1 when the previous TLBProbe (TLBP) instruction was unsuccessful.					
Index	Index to the TLB entry affected by the TLBRead and TLBWrite instructions					
0	Reserved. Must be written as zeroes, and returns zeroes when read.					

Table 4.7 Index Register Field Descriptions

Random Register (1)

The *Random* register is a read-only register of which six bits index an entry in the TLB. This register decrements as each instruction executes, and its values range between an upper and a lower bound, as follows:

- A lower bound is set by the number of TLB entries reserved for exclu-
- sive use by the operating system (the contents of the *Wired* register).An upper bound is set by the total number of TLB entries. Thus the
- upper bound is 47 (The TLB entries are number from 0 to 47).

The RV4700 implements this register differently from the R4000: The R4000 counts both valid and invalid instructions, while the RV4700 counts only valid instructions.

The *Random* register specifies the entry in the TLB that is affected by the TLB Write Random instruction. The register does not need to be read for this purpose; however, the register is readable to verify proper operation of the processor.

To simplify testing, the *Random* register is set to the value of the upper bound upon system reset. This register is also set to the upper bound when the *Wired* register is written.

Figure 4.12 shows the format of the *Random* register; Table 4.8 on page 17 describes the *Random* register fields.

31	Random Register	65 0
	0	Random
	26	6

Figure 4.12 Random Register

Field	Description
Random	TLB random index
0	Reserved. Must be written as zeroes, and returns zeroes when read.

Table 4.8 Random Register Field Descriptions

EntryLo0 (2), and EntryLo1 (3) Registers

The *EntryLo* register consists of two registers that have identical formats:

- *EntryLo0* is used for even virtual pages.
- *EntryLo1* is used for odd virtual pages.

The *EntryLo0* and *EntryLo1* registers are read/write registers. They hold the physical page frame number (PFN) of the TLB entry for even and odd pages, respectively, when performing TLB read and write operations. Figure 4.10 on page 15 shows the format of these registers.

PageMask Register (5)

The *PageMask* register is a read/write register used for reading from or writing to the TLB; it holds a comparison mask that sets the variable page size for each TLB entry, as shown in Table 4.9.

TLB read and write operations use this register as either a source or a destination; when virtual addresses are presented for translation into physical address, the corresponding bits in the TLB identify which virtual address bits among bits 24:13 are used in the comparison.

When the *Mask* field is not one of the values shown in Table 4.9, the operation of the TLB is undefined.

Page Size	Bit											
	2 4	2 3	2 2	2 1	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3
4 Kbytes	0	0	0	0	0	0	0	0	0	0	0	0
16 Kbytes	0	0	0	0	0	0	0	0	0	0	1	1
64 Kbytes	0	0	0	0	0	0	0	0	1	1	1	1
256 Kbytes	0	0	0	0	0	0	1	1	1	1	1	1
1 Mbyte	0	0	0	0	1	1	1	1	1	1	1	1
4 Mbytes	0	0	1	1	1	1	1	1	1	1	1	1
16 Mbytes	1	1	1	1	1	1	1	1	1	1	1	1

Table 4.9 Mask Field Values for Page Sizes

Wired Register (6)

The *Wired* register is a read/write register that specifies the boundary between the *wired* and *random* entries of the TLB, as shown in Figure 4.13. Wired entries are nonreplaceable entries, which cannot be overwritten by a TLB write random operation. Random entries can be overwritten.




Figure 4.13 Wired Register Boundary

The *Wired* register is set to 0 upon system reset. Writing this register also sets the *Random* register to the value of its upper bound (see *Random* register, above). Figure 4.14 shows the format of the *Wired* register; Table 4.10, which follows the figure, describes the register fields.

31	Wired Register	6	5 0
	0		Wired
	26		6

Figure	4.14	Wired	Register
--------	------	-------	----------

Field	Description				
Wired	TLB Wired boundary (the number of wired TLB entries)				
0	Reserved. Must be written as zeroes, and returns zeroes when read.				

Table 4.10 Wired Register Field Descriptions

EntryHi Register (CP0 Register 10)

The *EntryHi* register holds the high-order bits of a TLB entry for TLB read and write operations.

The *EntryHi* register is accessed by the TLB Probe, TLB Write Random, TLB Write Indexed, and TLB Read Indexed instructions.

Figure 4.9 shows the format of this register.

When either a TLB refill, TLB invalid, or TLB modified exception occurs, the *EntryHi* register is loaded with the virtual page number (VPN2) and the ASID of the virtual address that did not have a matching TLB entry. (See Chapter 5 for more information about these exceptions.)

Processor Revision Identifier (PRId) Register (15)

The 32-bit, read-only *Processor Revision Identifier* (*PRId*) register contains information identifying the implementation and revision level of the CPU and CPO. Figure 4.15 shows the format of the *PRId* register; Table 4.11 describes the *PRId* register fields.




Figure 4.15 Processor Revision Identifier Register Format

Field	Description
Imp	Implementation numberRV4700: Imp = 0x21
Rev	Revision number
0	Reserved. Must be written as zeroes, and returns zeroes when read.

Table 4.11 PRId Register Fields

The low-order byte (bits 7:0) of the *PRId* register is interpreted as a revision number, and the high-order byte (bits 15:8) is interpreted as an implementation number. The implementation number of the RV4700 processor is 0x20. The content of the high-order halfword (bits 31:16) of the register are reserved.

The revision number is stored as a value in the form *y.x*, where *y* is a major revision number in bits 7:4 and *x* is a minor revision number in bits 3:0.

The revision number can distinguish some chip revisions, however there is no guarantee that changes to the chip will necessarily be reflected in the *PRId* register, or that changes to the revision number necessarily reflect real chip changes. For this reason, these values are not listed and software should not rely on the revision number in the *PRId* register to characterize the chip. Certain attributes, such as cache size, are independent of implementation number.

Config Register (16)

The *Config* register specifies various configuration options selected on RV4700 processors; Table 4.12 lists these options.

Some configuration options, as defined by *Config* bits 31:3, are set by the hardware during reset and are included in the *Config* register as readonly status bits for the software to access. The K0 field is the only read/ write field (as indicated by *Config* register bits 2:0) and controlled by software; on reset these fields are undefined.

Figure 4.16 shows the format of the *Config* register; Table 4.12, which follows the figure, describes the *Config* register fields.

							Con	fig	Re	gis	ster	•										
31	30 2	8 27	24	23 22	21	20	19 18	17	16	15	14	13	12	11	9	8	6	5	4	3	2	0
0	EC	E	ΞP	0	0	0	0	1	0	BE	1	1	0	IC		DC	I	В	DB	0	K0	
1	3	4	1	2	1	1	2	1	1	1	1	1	1	3		3		1	1	1	3	



Field	Description						
EC	System clock ratio: $0 \rightarrow$ processor clock frequency divided by 2 $1 \rightarrow$ processor clock frequency divided by 3 $2 \rightarrow$ processor clock frequency divided by 4 $3 \rightarrow$ processor clock frequency divided by 5 $4 \rightarrow$ processor clock frequency divided by 6 $5 \rightarrow$ processor clock frequency divided by 7 $6 \rightarrow$ processor clock frequency divided by 87Reserved						
EP	$1 \rightarrow DDxDDx$ $2 \rightarrow DDxxDDxx$ $3 \rightarrow DxDxDxDxDx$ $4 \rightarrow DDxxxDDxxx$ $5 \rightarrow DDxxxDDxxxx$ $6 \rightarrow DxxDxDxxDxx$ $7 \rightarrow DDxxxxDDxxxx$ $8 \rightarrow DxxxDxxxDxxxDxxx$	Doubleword every cycle 2 Doublewords every 3 cycles 2 Doublewords every 4 cycles 2 Doublewords every 4 cycles 2 Doublewords every 5 cycles 2 Doublewords every 6 cycles 2 Doublewords every 6 cycles 2 Doublewords every 7 cycles 2 Doublewords every 8 cycles Reserved					
BE	BigEndianMem $0 \rightarrow$ Little endian $1 \rightarrow$ Big endian						
IC	Primary I-cache Size (I-cache size processor, this is set to 16 Kbytes	: (IC = 010)					
DC	Primary D-cache Size (D-cache si processor, this is set to 16 Kbytes	$ze = 2^{12+DC}$ bytes). In the RV4700 s (DC = 010)					
IB	Primary I-cache line size $1 \rightarrow 32$ bytes (8 Words)						
DB	Primary D-cache line size $1 \rightarrow 32$ bytes (8 Words)						
K0	<i>kseg0</i> coherency algorithm (see <i>E</i>	IntryLo0 and EntryLo1 registers)					
Others	Reserved. Returns indicated valu	ies when read.					

Table 4.12 Config Register Fields

Load Linked Address (LLAddr) Register (17) The read/write *Load Linked Address (LLAddr)* register contains the physical address read by the most recent Load Linked instruction.

This register is for diagnostic purposes only, and serves no function during normal operation.

Figure 4.17 shows the format of the LLAddr register; PAddr represents bits of the physical address, PA(35:4).




Figure 4.17 LLAddr Register Format

Cache Tag Registers [TagLo (28) and TagHi (29)]

The *TagLo* and *TagHi* registers are 32-bit read/write registers that hold the primary cache tag and parity during cache initialization, cache diagnostics, or cache error processing. The *Tag* registers are written by the CACHE and MTC0 instructions.

The P field of these registers is ignored on Index Store Tag operations. Parity is computed by the store operation.

The Windows NT Operating System uses the TagLo cp0 register to save/ restore gp registers in the TLB refill exception handler. Thus, all 32 bits must be present, even though they have no use for the primary purpose of TagLo.

Figure 4.18 shows the format of these registers for primary cache operations. Table 4.13 lists the field definitions of the *TagLo* and *TagHi* registers.




Figure 4.18 TagLo and TagHi Register (P-cache) Formats

Field	Description
PTagLo	Specifies the physical address bits 35:12
PState	Specifies the primary cache state
Р	Specifies the primary tag even parity bit
F	The FIFO bit used to implement FIFO refill of the cache
RWNT	Read/Write bits required for Windows NT
0	Reserved. Must be written as zeroes; returns zeroes when read

Table 4.13 Cache Tag Register Fields

Virtual-to-Physical Address Translation Process

During virtual-to-physical address translation, the CPU compares the 8-bit ASID (if the Global bit, *G*, is not set) of the virtual address to the ASID of the TLB entry to see if there is a match.

The following comparison is also made:

• For the 64-bit virtual addresses, the highest 15-to-27 bits (depending upon the page size) of the virtual address are compared to the contents of the TLB virtual page number.

If a TLB entry matches, the physical address and access control bits (C, D, and V) are retrieved from the matching TLB entry. While the V bit of the entry must be set for a valid translation to take place, it is not involved in the determination of a matching TLB entry.

Figure 4.19 illustrates the TLB address translation process.




Figure 4.19 TLB Address Translation

TLB Misses

If there is no TLB entry that matches the virtual address, a TLB miss exception occurs. If the access control bits (*D* and *V*) indicate that the access is not valid, a TLB modification or TLB invalid exception occurs. If the *C* bits equal 010_2 , the physical address that is retrieved accesses main memory, bypassing the cache.

TLB Instructions

Table 4.14 lists the instructions that the CPU provides for working with the TLB. See Appendix A for a detailed description of these instructions.

Op Code	Description of Instruction
TLBP	Translation Lookaside Buffer Probe
TLBR	Translation Lookaside Buffer Read
TLBWI	Translation Lookaside Buffer Write Index
TLBWR	Translation Lookaside Buffer Write Random

Table 4.14 TLB Instructions



CPU Exception Processing

This chapter describes the CPU exception process and includes CPU exception register formats and descriptions. The chapter concludes with a description of each exception's cause and the manner in which the CPU processes and services these exceptions. For detailed information on Floating-Point Unit exceptions, see Chapter 7.

How Exception Processing Works

The processor receives exceptions from a number of sources, including translation lookaside buffer (TLB) misses, arithmetic overflows, I/O interrupts, and system calls. When the CPU detects one of these exceptions, the normal sequence of instruction execution is suspended and the processor enters Kernel mode (see Chapter 4 for a description of system operating modes).

The processor then disables interrupts and forces execution of a software exception processor (called a *handler*) located at a fixed address. The handler may save the context of the processor, including the contents of the program counter, the current operating mode (User or Supervisor), and the status of the interrupts (enabled or disabled). This context would be saved so it can be restored when the exception has been serviced.

When an exception occurs, the CPU loads the *Exception Program Counter* (*EPC*) register with a location where execution can restart after the exception has been serviced. The restart location in the *EPC* register is the address of the instruction that caused the exception or, if the instruction was executing in a branch delay slot, the address of the branch instruction immediately preceding the delay slot.

The registers described later in the chapter assist in this exception processing by retaining address, cause and status information.

For a description of the exception handling process, see the description of the individual exception contained in this chapter, or the flowcharts at the end of this chapter.

Exception Processing Registers

This section describes the CPO registers that are used in exception processing. Table 5.1 on page 5-2 lists these registers, along with their number—each register has a unique identification number that is referred to as its *register number*. For instance, the *ECC* register is register number 26. The remaining CPO registers are used in memory management, as described in Chapter 4.

Software examines the CPO registers during exception processing to determine the cause of the exception and the state of the CPU at the time the exception occurred.

The registers in Table 5.1 are used in exception processing, and are described in the sections that follow.

Register Name	Reg. No.
Context	4
BadVAddr (Bad Virtual Address)	8
Count	9
Compare register	11
Status	12
Cause	13
EPC (Exception Program Counter)	14
XContext	20
ECC	26
CacheErr (Cache Error and Status)	27
ErrorEPC (Error Exception Program Counter)	30

 Table 5.1 CP0 Exception Processing Registers

Context Register (4)

The *Context* register is a read/write register containing the pointer to an entry in the page table entry (PTE) array; this array is an operating system data structure that stores virtual-to-physical address translations. When there is a TLB miss, the CPU loads the TLB with the missing translation from the PTE array.

Normally, the operating system uses the *Context* register to address the current page map which resides in the kernel-mapped segment, *kseg3*. The *Context* register duplicates some of the information provided in the *BadVAddr* register, but the information is arranged in a form that is more useful for a software TLB exception handler. Figure 5.1 shows the format of the *Context* register; Table 5.2, which follows the figure, describes the *Context* register fields.




Figure 5.1	Context	Register	Format
------------	---------	----------	--------

Field	Description
BadVPN2	This field is written by hardware on a miss. It contains the virtual page number (VPN) of the most recent virtual address that did not have a valid translation.
PTEBase	This field is a read/write field for use by the operating system. It is normally written with a value that allows the operating system to use the <i>Context</i> register as a pointer into the current PTE array in memory.

 Table 5.2 Context Register Fields

The 19-bit *BadVPN2* field contains bits 31:13 of the virtual address that caused the TLB miss; bit 12 is excluded because a single TLB entry maps to an even-odd page pair. For a 4-Kbyte page size, this format can directly address the pair-table of 8-byte PTEs. For other page and PTE sizes, shifting and masking this value produces the appropriate address.

Bad Virtual Address Register (BadVAddr) (8)

The Bad Virtual Address register (*BadVAddr*) is a read-only register that displays the most recent virtual address that caused one of the following exceptions: Address Error (e.g., unaligned access), TLB Invalid, TLB Modified, TLB Refill, Virtual Coherency Data Access, or Virtual Coherency Instruction Fetch.

The processor does not write to the *BadVAddr* register when the *EXL* bit in the *Status* register is set to a 1.

Figure 5.2 shows the format of the *BadVAddr* register.




Figure 5.2 BadVAddr Register Format

Note: The *BadVAddr* register does not save any information for bus errors, since bus errors are not addressing errors.

Count Register (9)

The *Count* register acts as a timer, incrementing at a constant rate—half the maximum instruction issue rate—whether or not an instruction is executed, retired, or any forward progress is made through the pipeline.

This register can be read or written. It can be written for diagnostic purposes or system initialization; for example, to synchronize processors. Figure 5.3 shows the format of the *Count* register.




Figure 5.3 Count Register Format

Compare Register (11)

The *Compare* register acts as a timer (see also the *Count* register); it maintains a stable value that does not change on its own.

When the value of the *Count* register equals the value of the *Compare* register, interrupt bit IP(7) in the *Cause* register is set. This causes an interrupt as soon as the interrupt is enabled.

Writing a value to the *Compare* register, as a side effect, clears the timer interrupt.

For diagnostic purposes, the *Compare* register is a read/write register. In normal use however, the *Compare* register is write-only. Figure 5.4 shows the format of the *Compare* register.




Figure 5.4 Compare Register Format

Status Register (12)

The *Status* register (SR) is a read/write register that contains the operating mode, interrupt enabling, and the diagnostic states of the processor. The following list describes the more important *Status* register fields; Figure 5.5 show the format of the entire register, including descriptions of the fields. Some of the important fields include:

- The 8-bit *Interrupt Mask (IM)* field controls the enabling of eight interrupt conditions. Interrupts must be enabled before they can cause the exception, and the corresponding bits are set in both the *Interrupt Mask* field of the *Status* register and the *Interrupt Pending* field of the *Cause* register. For more information, refer to the *Interrupt Pending (IP)* field of the *Cause* register. IM[1:0] are the masks for the two software interrupts while IM[7:2] correspond to Int[5:0].
- The 4-bit *Coprocessor Usability* (*CU*) field controls the usability of 4 possible coprocessors. Regardless of the *CU0* bit setting, CP0 is always usable in Kernel mode. For all other cases, an instruction for or access to an unusable coprocessor causes an exception.
- The 9-bit *Diagnostic Status* (*DS*) field (Status[24:16]) is used for self-testing, and checks the cache and virtual memory system.
- The *Reverse-Endian (RE)* bit, bit 25, reverses the endianness of the machine. The processor can be configured as either little-endian or big-endian at system reset. This selection is always used in Kernel and Supervisor modes, and also in User mode when the *RE* bit is 0. Setting the *RE* bit to 1 inverts the User mode endianness.

Status Register Format

Figure 5.5 shows the format of the *Status* register. Table 5.3, which follows the figure, describes the *Status* register fields.

			1	-			DS													
31 2	8 27	7 26	25	24 23	22	21	20	19	18	17	16	15	8	37	6	5	4 3	2	1	0
CU (Cu3:.Cu0)	0	FR	RE	0	BEV	0	SR	0	СН	CE	DE		IM	кх	sx	UX	KSU	ERL	EXL	IE
4	1	1	1	2	1	1	1	1	1	1	1		8	1	1	1	2	1	1	1

Figure 5.5 Status Register

Field	Description
CU	$ \begin{array}{c} Controls the usability of each of the four coprocessor unit numbers. CP0 is always usable when in Kernel mode, regardless of the setting of the CU_0 bit. 1 \rightarrow usable 0 \rightarrow unusable$
FR	$ \begin{array}{c} \text{Enables additional floating-point registers} \\ 0 \rightarrow 16 \text{ registers} & 1 \rightarrow 32 \text{ registers} \end{array} $
RE	Reverse-Endian bit, valid in User mode.
BEV	$ \begin{array}{c} \mbox{Controls the location of TLB refill and general exception vectors.} \\ 0 \rightarrow normal \qquad 1 \rightarrow bootstrap \end{array} $
SR	$1 \rightarrow$ Indicates a soft reset or NMI has occurred.
СН	$ \begin{array}{ll} \mbox{Hit (tag match and valid state) or miss indication for last CACHE Hit Invalidate, Hit Write Back Invalidate, Hit Write Back, or Hit Set Virtual for a primary cache. \\ 0 \rightarrow miss & 1 \rightarrow hit \end{array} $
CE	Contents of the ECC register set or modify the check bits of the caches when CE = 1; see description of the <i>ECC</i> register.
DE	$ \begin{array}{llllllllllllllllllllllllllllllllllll$
0	Reserved. Must be written as zeroes, and returns zeroes when read.
IM	$\begin{array}{c c} \textit{Interrupt Mask: controls the enabling of each of the external, internal, and software interrupts. An interrupt is taken if interrupts are enabled, and the corresponding bits are set in both the Interrupt Mask field of the Status register and the Interrupt Pending field of the Cause register. IM[7:2] correspond to interrupts Int[5:0] and IM[1:0] to the software interrupts. \\ 0 \rightarrow \text{disabled} \qquad 1 \rightarrow \text{enabled} \end{array}$
KX	KX controls whether the TLB Refill Vector or the XTLB Refill Vector address is used for TLBmisses on kernel addresses $0 \rightarrow$ TLB Refill Vector $1 \rightarrow$ XTLB Refill Vector
SX	$ \begin{array}{l} \mbox{Enables 64-bit virtual addressing and operations in Supervisor mode. The extended-addressing TLB refill exception is used for TLB misses on supervisor addresses. 0 \rightarrow 32-bit 1 \rightarrow 64-bit \\ \end{array} $
UX	$ \begin{array}{l} \mbox{Enables 64-bit virtual addressing and operations in User mode. The extended-addressing TLB refill exception is used for TLB misses on user addresses. 0 \rightarrow 32\mbox{-bit} 1 \rightarrow 64\mbox{-bit} \end{array} $
KSU	
ERL	$ \begin{array}{c} \text{Error Level} \\ 0 \rightarrow \text{normal} & 1 \rightarrow \text{error} \end{array} $
EXL	$ \begin{array}{c c} Exception \ Level \\ 0 \ \rightarrow \ normal \\ \end{array} \begin{array}{c} 1 \ \rightarrow \ exception \\ \hline \ Note: \ When \ going \ from \ 0 \ to \ 1, \ IE \ should \ be \ disabled \ (0) \ first. \ This \ would \ be \ done \ when \ pre-paring \ to \ return \ from \ the \ exception \ handler, \ such \ as \ before \ executing \ the \ ERET \ instruction. \end{array} $
IE	Interrupt Enable $0 \rightarrow$ disable interrupts $1 \rightarrow$ enables interrupts

Table 5.3 Status Register Fields

Status Register Modes and Access States

Fields of the *Status* register set the modes and access states described in the sections that follow.

Interrupt Enable: Interrupts are enabled when all of the following conditions are true:

- IE = 1
- EXL = 0
- ERL = 0

If these conditions are met, the settings of the *IM* bits identify the interrupt.

Note: Setting the IE bit may be delayed by up to 3 cycles. If performing nested interrupts, re-enable the IE bit first.

Operating Modes: The following CPU *Status* register bit settings are required for User, Kernel, and Supervisor modes (see Chapter 4 for more information about operating modes).

- The processor is in User mode when $KSU = 10_2$, EXL = 0, and ERL = 0.
- The processor is in Supervisor mode when $KSU = 01_2$, EXL = 0, and ERL = 0.
- The processor is in Kernel mode when *KSU* = 00₂, or *EXL* = 1, or *ERL* = 1.

32- and 64-bit Virtual Addressing: The following CPU *Status* register bit settings select 32- or 64-bit virtual addressing for User and Supervisor operating modes. Enabling 64-bit virtual addressing permits the execution of 64-bit opcodes and translation of 64-bit virtual addresses. 64-bit virtual addressing for User and Supervisor modes can be set independently but is always used for Kernel mode.

- The KX field controls whether the TLB Refill Vector or the XTLB Refill Vector address is used for TLB misses on Kernel addresses. 64-bit opcodes are always valid in Kernel mode.
- 64-bit addressing and operations are enabled for Supervisor mode when *SX* = 1.
- 64-bit addressing and operations are enabled for User mode when UX
 = 1.

Kernel Address Space Accesses: Access to the kernel address space is allowed when the processor is in Kernel mode.

Supervisor Address Space Accesses: Access to the supervisor address space is allowed when the processor is in Kernel or Supervisor mode, as described above in the paragraph titled Operating Modes.

User Address Space Accesses: Access to the user address space is allowed in any of the three operating modes.

Status Register Reset

The contents of the *Status* register are undefined at reset, except for the following bits — *ERL* and BEV = 1.

The *SR* bit distinguishes between Reset and Soft Reset (Nonmaskable Interrupt [NMI]).

Cause Register (13)

The 32-bit read/write *Cause* register describes the cause of the most recent exception.

Figure 5.6 shows the fields of this register; Table 5.4, which follows the figure, describes the *Cause* register fields. A 5-bit exception code (*ExcCode*) indicates the cause of the most recent exception, as listed in Table 5.5 on page 5-7.

All bits in the *Cause* register, with the exception of the *IP(1:0)* bits, are read-only; *IP(1:0)* are used for software interrupts.




Figure 5.6 Cause Register Format

Field	Description
BD	Indicates whether the last exception taken occurred in a branch delay slot. $1 \to delay$ slot $0 \to normal$
CE	Coprocessor unit number referenced when a Coprocessor Unusable exception is taken.
IP	Indicates an interrupt is pending. $1 \rightarrow$ interrupt pending $0 \rightarrow$ no interrupt
ExcCode	Exception code field (see Table 5.5 on page 5-7)
0	Reserved. Must be written as zeroes, and returns zeroes when read.

Table 5.4 Cause Register Fields

Exception	Mnemonic	Description
Code Value		
0	Int	Interrupt
1	Mod	TLB modification exception
2	TLBL	TLB exception (load or instruction fetch)
3	TLBS	TLB exception (store)
4	AdEL	Address error exception (load or instruction fetch)
5	AdES	Address error exception (store)
6	IBE	Bus error exception (instruction fetch)
7	DBE	Bus error exception (data reference: load or store)
8	Sys	Syscall exception
9	Вр	Breakpoint exception
10	RI	Reserved instruction exception
11	CpU	Coprocessor Unusable exception
12	Ov	Arithmetic Overflow exception
13	Tr	Trap exception
14	-	Reserved
15	FPE	Floating-Point exception
16-31	-	Reserved

Table 5.5 Cause Register ExcCode Field

Exception Program Counter (EPC) Register (14)

The Exception Program Counter (*EPC*) is a read/write register that contains the address at which processing resumes after an exception has been serviced.

For synchronous exceptions, the *EPC* register contains either:

- the virtual address of the instruction that was the direct cause of the exception, or
- the virtual address of the immediately preceding branch or jump instruction (when the instruction is in a branch delay slot, and the *Branch Delay* bit in the *Cause* register is set).

The processor does not write to the *EPC* register when the *EXL* bit in the *Status* register is set to a 1.

Figure 5.7 shows the format of the *EPC* register.




Figure 5.7 EPC Register Format

XContext Register (20)

The read/write *XContext* register contains a pointer to an entry in the page table entry (PTE) array, an operating system data structure that stores virtual-to-physical address translations. When there is a TLB miss, the operating system software loads the TLB with the missing translation from the PTE array. The *XContext* register duplicates some of the information provided in the *BadVAddr* register, and puts it in a form useful for a software TLB exception handler.

The *XContext* register is for use with the XTLB refill handler, which loads TLB entries for references to a 64-bit address space, and is included solely for operating system use. The operating system sets the PTE base field in the register, as needed. Normally, the operating system uses the *XContext* register to address the current page map, which resides in the kernelmapped segment *kseg3*.

Figure 5.8 shows the format of the *XContext* register; Table 5.6, which follows the figure, describes the *XContext* register fields.




Figure 5.8 XContext Register Format

The 27-bit *BadVPN2* field has bits 39:13 of the virtual address that caused the TLB miss; bit 12 is excluded because a single TLB entry maps to an even-odd page pair. For a 4-Kbyte page size, this format may be used directly to address the pair-table of 8-byte PTEs. For other page and PTE sizes, shifting and masking this value produces the appropriate address.

Field	Description
BadVPN2	The <i>Bad Virtual Page Number</i> /2 field is written by hardware on a miss. It contains the VPN of the most recent invalidly translated virtual address.
R	The Region field contains bits 63:62 of the virtual address. $00_2 = user$ $01_2 = supervisor$ $11_2 = kernel.$
PTEBase	The <i>Page Table Entry Base</i> read/write field is normally written with a value that allows the operating system to use the <i>Context</i> register as a pointer into the current PTE array in memory.

Table 5.6 XContext Register Fields

Error Checking and Correcting (ECC) Register (26)

The 8-bit *Error Checking and Correcting* (*ECC*) register reads or writes primary-cache data parity bits for cache initialization, cache diagnostics, or cache error processing. (Tag parity is loaded from and stored to the *TagLo* register.)

The *ECC* register is loaded by the Index Load Tag CACHE operation. Content of the ECC register is:

- written into the primary data cache on store instructions (instead of the computed parity) when the *CE* bit of the *Status* register is set
- substituted for the computed instruction parity for the CACHE operation Fill

To force a cache parity value use the *Status CE* bit and the ECC register. Figure 5.9 shows the format of the *ECC* register; Table 5.7, which follows the figure, describes the register fields.




Figure 5.9 ECC Register Format

Field Description					
ECC	An 8-bit field specifying the parity bits read from or written to a primary cache.				
0	Reserved. Must be written as zeroes, and returns zeroes when read.				

Table 5.7 ECC Register Fields

Cache Error (CacheErr) Register (27)

The 32-bit read-only *CacheErr* register processes parity errors in the primary cache. Parity errors cannot be corrected.

The *CacheErr* register holds cache index and status bits that indicate the source and nature of the error; it is loaded when a Cache Error exception is asserted. When a read response returns with bad parity this exception is also asserted. Figure 5.10 shows the format of the *CacheErr* register; Table 5.8, which follows the figure, describes the *CacheErr* register fields.

										CacheErr Register			
31	30	29	28	27	26	25	24	23	22	21	3	2	0
ER	EC	ED	ΕT	ES	EE	EB	0	0	0	Sldx			Pldx
1	1	1	1	1	1	1	1	1	1	19		0	2

Figure 5.10 CacheErr Register Format

Field	Description						
ER	Type of reference $0 \rightarrow$ instruction $1 \rightarrow$ data						
EC	Cache level of the error $0 \rightarrow \text{primary}$ $1 \rightarrow \text{reserved}$						
ED	Indicates if a data field error occurred $0 \rightarrow \text{no error}$ $1 \rightarrow \text{error}$						
ET	Indicates if a tag field error occurred $0 \rightarrow \text{no error}$ $1 \rightarrow \text{error}$						
ES	Indicates the error occurred accessing processor-managed resources, in response to an external request. 0 → internal reference 1 → external reference Since the RV4700 doesn't have any external events that would look in a cache (which is the only						
	processor-managed resource), this bit would not be set under normal operating conditions.						
EE	Set if the error occurred on the SysAD bus. Taking a cache error exception sets/clears this bit.						
EB	Set if a data error occurred in addition to the instruction error (indicated by the remainder of the bits). If so, this requires flushing the data cache after fixing the instruction error.						
SIdx	Physical address 21:3 of the reference that encountered the error. The address may not be the same as the address of the double word in error, but it is sufficient to locate that double word in the secondary cache.						
PIdx	Virtual address 13:12 of the double word in error. To be used with SIdx to construct a virtual index for the primary caches. Only the lower two bits (bits 1 and 0) are vAddr; the high bit (bit 2) is zero.						
0	Reserved. Must be written as zeroes, and returns zeroes when read.						

Table 5.8 CacheErr Register Fields

Error Exception Program Counter (Error EPC) Register (30)

The *ErrorEPC* register is similar to the *EPC* register, except that *ErrorEPC* is used on parity error exceptions. It is also used to store the program counter (PC) on Reset, Soft Reset, and nonmaskable interrupt (NMI) exceptions.

The read/write *ErrorEPC* register contains the virtual address at which instruction processing can resume after servicing an error. This address can be:

- the virtual address of the instruction that caused the exception
- the virtual address of the immediately preceding branch or jump instruction, when this address is in a branch delay slot.

There is no branch delay slot indication for the *ErrorEPC* register. Figure 5.11 shows the format of the *ErrorEPC* register.




Figure 5.11 ErrorEPC Register Format

Processor Exceptions

This section describes the processor exceptions—it describes the cause of each exception, its processing by the hardware, and servicing by a handler (software). The types of exception, with exception processing operations, are described in the next section.

Exception Types

This section gives sample exception handler operations for the following exception types:

- reset
- soft reset
- nonmaskable interrupt (NMI)
- cache error
- remaining processor exceptions

When the EXL bit in the *Status* register is 0, either User or Supervisor operating mode is specified by the *KSU* bits in the *Status* register. When the *EXL* bit or the *ERL* bit is a 1, the processor is in Kernel mode.

When the processor takes an exception, the *EXL* bit is set to 1, which means the system is in Kernel mode. After saving the appropriate state, the exception handler typically resets the *EXL* bit back to 0. When restoring the state and restarting, the handler sets the *EXL* bit back to 1.

Returning from an exception, also resets the *EXL* bit to 0 (see the ERET instruction in Appendix A).

In the following sections, sample hardware processes for various exceptions are shown, together with the servicing required by the handler (software).

Reset Exception Process

Figure 5.12 shows the Reset exception process.

```
\begin{array}{l} \text{T: undefined} \\ \text{Random} \gets \text{TLBENTRIES-1} \\ \text{Wired} \gets 0 \\ \text{Config} <- 0 \parallel \text{EC} \parallel \text{EP} \parallel 00000000 \parallel \text{BE} \parallel 110 \parallel 010 \parallel 010 \parallel 1 \parallel 1 \parallel 0 \parallel \text{undefined}^3 \\ \text{ErrorEPC} \gets \text{PC} \\ \text{SR} \gets \text{SR}_{31:23} \parallel 1 \parallel 0 \parallel 0 \parallel \text{SR}_{19:3} \parallel 1 \parallel \text{SR}_{1:0} \\ \text{PC} \gets 0 \text{xFFFF FFFBFC0} 0000 \end{array}
```

Figure 5.12 Reset Exception Processing

Cache Error Exception Process Figure 5.13 shows the Cache Error exception process.

```
T: ErrorEPC \leftarrow PC
CacheErr \leftarrow ER || EC || ED || ET || ES || EE || EB || 0<sup>25</sup>
SR \leftarrow SR<sub>31:3</sub> || 1 ||SR<sub>1:0</sub>
if SR<sub>22</sub> = 1 then /* What is the BEV bit setting */
PC \leftarrow 0xFFFF FFFF BFC0 0200 + 0x100 /* access boot-PROM area */
else
PC \leftarrow 0xFFFF FFFF A000 0000 + 0x100 /* access main memory area */
endif
```

Figure 5.13 Cache Error Exception Processing

Soft Reset and NMI Exception Process Figure 5.14 shows the Soft Reset and NMI exception process.

```
T: ErrorEPC \leftarrow PC
SR \leftarrow SR<sub>31:23</sub> || 1 || 0 || 1 || SR<sub>19:3</sub> || 1 || SR<sub>1:0</sub>
PC \leftarrow 0xFFFF FFFF BFC0 0000
```

Figure 5.14 Soft Reset and NMI Exception Processing

General Exception Process

Figure 5.15 shows the process used for exceptions other than Reset, Soft Reset, NMI, and Cache Error.

T: Cause \leftarrow BD || 0 || CE || 0¹² || Cause_{15:8} || 0 || ExcCode || 0² if SR₁ = 0 then /* system in User or Supervisor mode with no current exception */ EPC \leftarrow PC endif SR \leftarrow SR_{31:2} || 1 || SR0 if SR₂₂ = 1 then /* What is the BEV bit setting */ PC \leftarrow 0xFFFF FFFF BFC0 0200 + vector /* access to uncached space */ else PC \leftarrow 0xFFFF FFFF 8000 0000 + vector /* access to cached space */ endif

Figure 5.15 General Exception Processing (Except Reset, Soft Reset, NMI, and Cache Error)

Exception Vector Locations

The Reset, Soft Reset, and NMI exceptions are always vectored to location 0xFFFF FFFF BFC0 0000 (virtual address), corresponding to *kseg0*.

Addresses for all other exceptions are a combination of a *vector offset* and a *base address*. The base address is determined by the *BEV* bit of the *Status* register, as shown in Table 5.9.

Table 5.10 shows the vector offset that is added to the base address to create the exception address.

BEV	RV4700 Processor Vector Base	Cache Error Base			
0	0xFFFF FFFF 8000 0000	0xFFFF FFFF A000 0000			
1	0xFFFF FFFF BFC0 0200	0xFFFF FFFF BFC0 0200			

Table 5.9 Exception Vector Base Addresses

As shown in Table 5.9, when BEV = 0, the vector base for the Cache Error exception changes from kseg0 (0xFFFF FFFF 8000 0000) to kseg1 (0xFFFF FFFF A000 0000).

When BEV = 1, the vector base for the Cache Error exception is 0xFFFF FFFF BFC0 0200. This is an uncached and unmapped space, allowing the exception to bypass the cache and TLB.

Exception	RV4700 Processor Vector Offset
TLB refill, EXL = 0	0x000
XTLB refill, EXL = 0 (X = 64-bit TLB)	0x080
Cache Error	0x100
Others	0x180

Table 5.10 Exception Vector Offsets

Priority of Exceptions

The remainder of this chapter describes exceptions in the order of their priority, as shown in Table 5.11. While more than one exception can occur for a single instruction, only the exception with the highest priority is reported.

	Exception Priority					
1	1 Reset (highest priority)		Integer overflow, Trap, System Call, Break- point, Reserved Instruction, Coprocessor Unusable, or Floating-Point Exception			
2	Soft Reset	10	Address error Data access			
3	Nonmaskable Interrupt (NMI)	11	TLB refill — Data access			
4	Address error Instruction fetch	12	TLB invalid Data access			
5	TLB refill Instruction fetch	13	TLB modified Data write			
6	TLB invalid Instruction fetch	14	Cache error Data access			
7	Cache error Instruction fetch	15	Bus error Data access			
8	Bus error Instruction fetch	16	Interrupt (lowest priority)			

Table 5.11 Exception Priority Order

Generally speaking, the exceptions described in the following sections are handled ("processed") by hardware; these exceptions are then serviced by software.

Reset Exception

This section explains the Reset exception.

Cause

The Reset exception occurs when the **ColdReset**^{*1} signal is asserted and then deasserted. This exception is not maskable.

Processing

The CPU provides a special exception vector for this exception of: 0xFFFF FFFF BFC0 0000

The Reset vector resides in unmapped and uncached CPU address space, so the hardware need not initialize the TLB or the cache to process this exception. It also means the processor can fetch and execute instructions while the caches and virtual memory are in an undefined state.

The contents of all registers in the CPU are undefined when this exception occurs, except for the following register fields:

- In the *Status* register, *SR* is cleared to 0, and *ERL* and *BEV* are set to 1. All other bits are undefined.
- The *Random* register is initialized to the value of its upper bound.
- The *Wired* register is initialized to 0.
- Some of the *Config* Register bits are initialized from the boot-time mode stream.

Reset exception processing is shown in Figure 5.12 on page 12.

^{1.} In the following sections (and throughout this manual) a signal followed by an asterisk, such as **Reset**^{*}, is low active.

The Reset exception is serviced by:

- initializing all processor registers, coprocessor registers, caches, and the memory system
- performing diagnostic tests
- bootstrapping the operating system

Soft Reset Exception

This section explains the Soft Reset exception.

Cause

The Soft Reset exception occurs in response to the **Reset**^{*} input signal, and execution begins at the Reset vector when **Reset**^{*} is deasserted. This exception is not maskable.

Processing

The Reset exception vector is used for this exception, located within unmapped and uncached address space so that the cache and TLB need not be initialized to process this exception. When a Soft Reset occurs, the *SR* bit of the *Status* register is set to distinguish this exception from a Reset exception.

The primary purpose of the Soft Reset exception is to reinitialize the processor after a fatal error during normal operations. Unlike an NMI, all cache and bus state machines are reset by this exception. Like Reset, it can be used on the processor in any state; the caches, TLB, and normal exception vectors need not be properly initialized. Soft Reset preserves the state of the caches and memory system, while resetting the bus state and cache state machine.

When this exception occurs, the contents of all registers are preserved except for:

- *ErrorEPC* register, which contains the restart PC
- *ERL* bit of the *Status* register, which is set to 1
- *SR* bit of the *Status* register, which is set to 1
- BEV bit of the Status register, which is set to 1

Because the Soft Reset can abort cache and bus operations, cache and memory state is undefined when this exception occurs.

Soft reset exception processing is shown in Figure 5.14 on page 12.

Servicing

The Soft Reset exception is serviced by saving the current processor state for diagnostic purposes, and reinitializing for the Reset exception.

Nonmaskable Interrupt (NMI) Exception

This section explains the Nonmaskable Interrupt exception.

Cause

The Nonmaskable Interrupt (NMI) exception occurs in response to the falling edge of the NMI pin, or an external write to the **Int*[6]** bit of the *Interrupt* register.

Unlike all other interrupts, this interrupt is not maskable; it occurs regardless of the settings of the *EXL*, *ERL*, and the *IE* bits in the *Status* register.

Processing

The Reset exception vector is used for this exception. This vector is located within unmapped and uncached address space so that the cache and TLB need not be initialized to process an NMI interrupt. When an NMI exception occurs, the *SR* bit of the *Status* register is set to differentiate this exception from a Reset exception.

Because an NMI can occur in the midst of another exception, it is not normally possible to continue program execution after servicing an NMI. Unlike Reset and Soft Reset, but like other exceptions, NMI is taken only at instruction boundaries. The state of the caches and memory system are preserved by this exception.

To terminate a pending read that has hung the best approach is to return a bus error. However, if you wish to use a CPU exception to indicate a hung read, Soft Reset is preferable to NMI.

When this exception occurs, the contents of all registers are preserved except for:

- *ErrorEPC* register, which contains the restart PC
- ERL bit of the Status register, which is set to 1
- *SR* bit of the *Status* register, which is set to 1
- *BEV* bit of the *Status* register, which is set to 1

NMI exception processing is shown in Figure 5.14 on page 12.

Servicing

The NMI exception is serviced by saving the current processor state for diagnostic purposes, and reinitializing the system for the Reset exception.

Address Error Exception

This section explains the Address Error exception.

Cause

The Address Error exception occurs when an attempt is made to execute one of the following:

- load or store a doubleword that is not aligned on a doubleword boundary (except for use of special instruction)
- load, fetch, or store a word that is not aligned on a word boundary (except for use of special instruction)
- load or store a halfword that is not aligned on a halfword boundary
- reference the kernel address space from User or Supervisor mode
- reference the supervisor address space from User mode

This exception is not maskable.

Processing

The common exception vector is used for this exception. The *AdEL* or *AdES* code in the *Cause* register is set, indicating whether the instruction (shown by the *EPC* register and *BD* bit in the *Cause* register) caused the exception with an instruction reference, load operation, or store operation.

When this exception occurs, the *BadVAddr* register retains the virtual address that was not properly aligned or referenced protected address space. The contents of the *VPN* field of the *Context* and *EntryHi* registers are undefined, as are the contents of the *EntryLo* register.

The *EPC* register contains the address of the instruction that caused the exception, unless this instruction is in a branch delay slot. If it is in a branch delay slot, the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set as indication.

Address Error exception processing is shown in Figure 5.15 on page 13.

Servicing

Typically the process executing at the time is handed a segmentation violation signal. This error is usually fatal to the process incurring the exception.

To resume execution, the *EPC* register must be altered so that the unaligned reference instruction does not re-execute; this is accomplished by adding a value of 4 to the *EPC* register (*EPC* register + 4) before returning.

If an unaligned reference instruction is in a branch delay slot, interpretation of the branch instruction is required to resume execution.

TLB Exceptions

This section explains the TLB Exceptions. For specifics on the exceptions listed here, refer to the following three subsections.

- Three types of TLB exceptions can occur:
- TLB Refill occurs when there is no TLB entry that matches an attempted reference to a mapped address space.
- TLB Invalid occurs when a virtual address reference matches a TLB entry that is marked invalid.
- TLB Modified occurs when a store operation virtual address reference to memory matches a TLB entry which is marked valid but is not dirty (the entry is not writable).

The following three subsections describe the TLB exceptions.

TLB Refill Exception

This subsection explains the TLB refill exception.

Cause

The TLB refill exception occurs when there is no TLB entry to match a reference to a mapped address space. This exception is not maskable.

Processing

There are two special exception vectors for this exception; one for references to 32-bit virtual address spaces, and one for references to 64-bit virtual address spaces. The *UX*, *SX*, and *KX* bits of the *Status* register determine whether the user, supervisor or kernel address spaces referenced are 32-bit or 64-bit spaces. All references use these vectors when the *EXL* bit is set to 0 in the *Status* register. This exception sets the *TLBL* or *TLBS* code in the *ExcCode* field of the *Cause* register. This code indicates whether the instruction, as shown by the *EPC* register and the *BD* bit in the *Cause* register, caused the miss by an instruction reference, load operation, or store operation.

When this exception occurs, the *BadVAddr*, *Context*, *XContext* and *EntryHi* registers hold the virtual address that failed address translation. The *EntryHi* register also contains the ASID from which the translation fault occurred. The *Random* register normally suggests a valid location in which to place the replacement TLB entry. The contents of the *EntryLo* register are undefined. The *EPC* register contains the address of the instruction that caused the exception, unless this instruction is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

TLB Refill exception processing is shown in Figure 5.15 on page 13.

Servicing

To service this exception, the contents of the *Context* or *XContext* register are used as a virtual address to fetch memory locations containing the physical page frame and access control bits for a pair of TLB entries. The two entries are placed into the *EntryLo0/EntryLo1* register; the *EntryHi* and *EntryLo* registers are written into the TLB.

It is possible that the virtual address used to obtain the physical address and access control information is on a page that is not resident in the TLB. This condition is processed by allowing a TLB refill exception in the TLB refill handler. This second exception goes to the common exception vector because the *EXL* bit of the *Status* register is set.

TLB Invalid Exception

This subsection explains the TLB invalid exception.

Cause

The TLB invalid exception occurs when a virtual address reference matches a TLB entry that is marked invalid (TLB valid bit cleared). This exception is not maskable.

Processing

The common exception vector is used for this exception. The *TLBL* or *TLBS* code in the *ExcCode* field of the *Cause* register is set. This indicates whether the instruction, as shown by the *EPC* register and *BD* bit in the *Cause* register, caused the miss by an instruction reference, load operation, or store operation.

When this exception occurs, the *BadVAddr*, *Context*, *XContext* and *EntryHi* registers contain the virtual address that failed address translation. The *EntryHi* register also contains the ASID from which the translation fault occurred. The *Random* register normally contains a valid location in which to put the replacement TLB entry. The contents of the *EntryLo* registers are undefined.

The *EPC* register contains the address of the instruction that caused the exception unless this instruction is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

TLB Invalid exception processing is shown in Figure 5.15 on page 13.

Servicing

A TLB entry is typically marked invalid when one of the following is true:

- a virtual address does not exist
- the virtual address exists, but is not in main memory (a page fault)
- a trap is desired on any reference to the page (for example, to maintain a reference bit or during debug)

After servicing the cause of a TLB Invalid exception, the TLB entry is located with TLBP (TLB Probe), and replaced by an entry with that entry's *Valid* bit set.

TLB Modified Exception

This subsection explains the TLB modified exception.

Cause

The TLB modified exception occurs when a store operation virtual address reference to memory matches a TLB entry that is marked valid but is not dirty and therefore is not writable. This exception is not maskable.

Processing

The common exception vector is used for this exception, and the *Mod* code in the *Cause* register is set.

When this exception occurs, the *BadVAddr*, *Context*, *XContext* and *EntryHi* registers contain the virtual address that failed address translation. The *EntryHi* register also contains the ASID from which the translation fault occurred. The contents of the *EntryLo* registers are undefined.

The *EPC* register contains the address of the instruction that caused the exception unless that instruction is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

TLB Modified exception processing is shown in Figure 5.15 on page 13.

The kernel uses the failed virtual address or virtual page number to identify the corresponding access control information. The page identified may or may not permit write accesses; if writes are not permitted, a write protection violation occurs.

If write accesses are permitted, the page frame is marked dirty/writable by the kernel in its own data structures. The TLBP instruction places the index of the TLB entry that must be altered into the *Index* register. The *EntryLo* register is loaded with a word containing the physical page frame and access control bits (with the *D* bit set), and the *EntryHi* and *EntryLo* registers are written into the TLB.

Cache Error Exception

This section explains the Cache Error exception.

Cause

The Cache Error exception occurs when a primary cache parity error is detected. This exception is maskable by the *DE* bit of the *Status* register.

Processing

The processor sets the *ERL* bit in the *Status* register, saves the exception restart address in *ErrorEPC* register, and then transfers to a special vector in uncached space:

If the BEV bit = 0, the vector is 0xFFFF FFFF A000 0100.

If the BEV bit = 1, the vector is 0xFFFF FFFF BFC0 0300.

No other registers are changed.

Cache Error exception processing is shown in Figure 5.13 on page 12.

Servicing

All errors should be logged. To correct cache parity errors the system uses the CACHE instruction to invalidate the cache block, overwrites the old data through a cache miss, and resumes execution with an ERET.

Other errors are not correctable and are likely to be fatal to the current process.

Bus Error Exception

This section explains the Bus Error exception.

Cause

A Bus Error exception is raised by board-level circuitry for events such as bus time-out, backplane bus parity errors, and invalid physical memory addresses or access types. This exception is not maskable.

A Bus Error exception occurs only when a cache miss refill, uncached reference, or unbuffered write occurs synchronously; a Bus Error exception resulting from a buffered write transaction must be reported using the general interrupt mechanism.

Processing

The common interrupt vector is used for a Bus Error exception. The *IBE* or *DBE* code in the *ExcCode* field of the *Cause* register is set, signifying whether the instruction (as indicated by the *EPC* register and *BD* bit in the *Cause* register) caused the exception by an instruction reference, load operation, or store operation.

The *EPC* register contains the address of the instruction that caused the exception, unless it is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set. Bus Error processing is shown in Figure 5.15 on page 13.

The physical address at which the fault occurred can be computed from information available in the CP0 registers.

- If the *IBE* code in the *Cause* register is set (indicating an instruction fetch reference), the virtual address is contained in the *EPC* register.
- If the *DBE* code is set (indicating a load or store reference), the instruction that caused the exception is located at the virtual address contained in the *EPC* register (or 4+ the contents of the *EPC* register if the *BD* bit of the *Cause* register is set).

The virtual address of the load and store reference can then be obtained by interpreting the instruction. The physical address can be obtained by using the TLBP instruction and reading the *EntryLo* register to compute the physical page number.

The process executing at the time of this exception is handed a bus error signal, which is usually fatal.

Integer Overflow Exception

This section explains the Integer Overflow exception.

Cause

An Integer Overflow exception occurs when an ADD, ADDI, SUB, DADD, DADDI or $DSUB^1$ instruction results in a 2's complement overflow. This exception is not maskable.

Processing

The common exception vector is used for this exception, and the *OV* code in the *Cause* register is set.

The *EPC* register contains the address of the instruction that caused the exception unless the instruction is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

Integer Overflow exception processing is shown in Figure 5.15 on page 13.

Servicing

The process executing at the time of the exception is handed a floatingpoint exception/integer overflow signal. This error is usually fatal to the current process.

Trap Exception

This section explains the Trap exception.

Cause

The Trap exception occurs when a TGE, TGEU, TLT, TLTU, TEQ, TNE, TGEI, TGEUI, TLTI, TLTUI, TEQI, or TNEI² instruction results in a TRUE condition. This exception is not maskable.

Processing

The common exception vector is used for this exception, and the *Tr* code in the *Cause* register is set.

The *EPC* register contains the address of the instruction causing the exception unless the instruction is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

Trap exception processing is shown in Figure 5.15 on page 13.

^{1.} See Appendix A for instruction description.

^{2.} See Appendix A for instruction description.

The process executing at the time of a Trap exception is handed a floating-point exception/integer overflow signal. This error is usually fatal.

System Call Exception

This section explains the System Call exception.

Cause

A System Call exception occurs during an attempt to execute the SYSCALL instruction. This exception is not maskable.

Processing

The common exception vector is used for this exception, and the *Sys* code in the *Cause* register is set.

The *EPC* register contains the address of the SYSCALL instruction unless it is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction.

If the SYSCALL instruction is in a branch delay slot, the *BD* bit of the *Status* register is set; otherwise this bit is cleared.

System Call exception processing is shown in Figure 5.15 on page 13.

Servicing

When this exception occurs, control is transferred to the applicable system routine.

To resume execution, the *EPC* register must be altered so that the SYSCALL instruction does not re-execute; this is accomplished by adding a value of 4 to the *EPC* register (*EPC* register + 4) before returning.

If a SYSCALL instruction is in a branch delay slot, a more complicated algorithm, beyond the scope of this description, may be required.

Breakpoint Exception

This section explains the Breakpoint exception.

Cause

A Breakpoint exception occurs when an attempt is made to execute the BREAK instruction. This exception is not maskable.

Processing

The common exception vector is used for this exception, and the *BP* code in the *Cause* register is set.

The *EPC* register contains the address of the BREAK instruction unless it is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction.

If the BREAK instruction is in a branch delay slot, the *BD* bit of the *Status* register is set, otherwise the bit is cleared.

Breakpoint exception processing is shown in Figure 5.15 on page 13.

Servicing

When the Breakpoint exception occurs, control is transferred to the applicable system routine. Additional distinctions can be made by analyzing the unused bits of the BREAK instruction (bits 25:6), and loading the contents of the instruction whose address the *EPC* register contains. A value of 4 must be added to the contents of the *EPC* register (*EPC* register + 4) to locate the instruction if it resides in a branch delay slot.

To resume execution, the *EPC* register must be altered so that the BREAK instruction does not re-execute; this is accomplished by adding a value of 4 to the *EPC* register (*EPC* register + 4) before returning.

If a BREAK instruction is in a branch delay slot, interpretation of the branch instruction is required to resume execution.

This section explains the Reserved Instruction exception.

Cause

The Reserved Instruction exception occurs when one of the following conditions occurs:

- an attempt is made to execute an instruction with an undefined major opcode (bits 31:26)
- an attempt is made to execute a SPECIAL instruction with an undefined minor opcode (bits 5:0)
- an attempt is made to execute a REGIMM instruction with an undefined minor opcode (bits 20:16)
- an attempt is made to execute 64-bit operations in 32-bit virtual addressing when in User or Supervisor modes

64-bit operations are always valid in Kernel mode regardless of the value of the *KX* bit in the *Status* register.

This exception is not maskable.

Reserved Instruction exception processing is shown in Figure 5.15 on page 13.

Processing

The common exception vector is used for this exception, and the *RI* code in the *Cause* register is set.

The *EPC* register contains the address of the reserved instruction unless it is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction.

Servicing

No instructions in the MIPS ISA are currently interpreted. The process executing at the time of this exception is handed an illegal instruction/reserved operand fault signal. This error is usually fatal.

Coprocessor Unusable Exception

This sections explains the Coprocessor Unusable exception.

Cause

The Coprocessor Unusable exception occurs when an attempt is made to execute a coprocessor instruction for either:

- a corresponding coprocessor unit that has not been marked usable, or
- CP0 instructions, when the unit has not been marked usable and the process executes in User mode.

This exception is not maskable.

Processing

The common exception vector is used for this exception, and the *CPU* code in the *Cause* register is set. The contents of the *Coprocessor Usage Error* field of the coprocessor *Control* register indicate which of the four coprocessors was referenced. The *EPC* register contains the address of the unusable coprocessor instruction unless it is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction.

Coprocessor Unusable exception processing is shown in Figure 5.15 on page 13.

The coprocessor unit to which an attempted reference was made is identified by the Coprocessor Usage Error field, which results in one of the following situations:

- If the process is entitled access to the coprocessor, the coprocessor is marked usable and the corresponding user state is restored to the coprocessor.
- If the process is entitled access to the coprocessor, but the coprocessor does not exist or has failed, interpretation of the coprocessor instruction is possible.
- If the *BD* bit is set in the *Cause* register, the branch instruction must be interpreted; then the coprocessor instruction can be emulated and execution resumed with the *EPC* register advanced past the coprocessor instruction.
- If the process is not entitled access to the coprocessor, the process executing at the time is handed an illegal instruction/privileged instruction fault signal. This error is usually fatal.

Floating-Point Exception

This sections explains the Floating-Point exception.

Cause

The Floating-Point exception is used by the floating-point coprocessor. This exception is not maskable.

Processing

The common exception vector is used for this exception, and the *FPE* code in the *Cause* register is set.

The contents of the *Floating-Point Control/Status* register indicate the cause of this exception.

Floating-Point exception processing is shown in Figure 5.15 on page 13.

Servicing

This exception is cleared by clearing the appropriate bit in the *Floating*-*Point Control/Status* register.

For an unimplemented instruction exception, the kernel should emulate the instruction; for other exceptions, the kernel should pass the exception to the user program that caused the exception.

Interrupt Exception

This sections explains the Interrupt exception.

Cause

The Interrupt exception occurs when one of the eight interrupt conditions is asserted. The significance of these interrupts is dependent upon the specific system implementation.

Each of the eight interrupts can be masked by clearing the corresponding bit in the *Int-Mask* field of the *Status* register, and all of the eight interrupts can be masked at once by clearing the *IE* bit of the *Status* register.

Processing

The common exception vector is used for this exception, and the *Int* code in the *Cause* register is set.

The *IP* field of the *Cause* register indicates current interrupt requests. It is possible that more than one of the bits can be simultaneously set (or even *no* bits may be set if the interrupt is asserted and then deasserted before this register is read).

Interrupt exception processing is shown in Figure 5.15 on page 13.

If the interrupt is caused by one of the two software-generated exceptions (*SW1* or *SW0*), the interrupt condition is cleared by setting the corresponding *Cause* register bit to 0.

If the interrupt is hardware-generated, the interrupt condition is cleared by correcting the condition causing the interrupt pin to be asserted.

NOTE: due to the write buffer, a store to an external device will not necessarily occur until after other instructions in the pipeline finish. Thus, the user must ensure that the store will occur before the return from exception instruction (ERET) is executed otherwise the interrupt may be serviced again even though there should be no interrupt pending.


Exception Handling and Servicing Flowcharts

The remainder of this chapter contains figures of flowcharts for the exceptions described in Table 5.12, and guidelines for their handlers.

Figure	Description
Figure 5.16, Figure 5.17	General exceptions and their exception handler
Figure 5.18, Figure 5.19	TLB/XTLB miss exception and their exception handler
Figure 5.20	Cache error exception and its handler
Figure 5.21	Reset, soft reset and NMI exceptions, and a guideline to their handler.

Table 5.12 List of Exception Flowcharts

Generally speaking, the exceptions are handled by hardware (HW), and then the exceptions are serviced by software (SW).






Figure 5.17 General Exception Servicing Guidelines (SW)




Figure 5.18 TLB/XTLB Miss Exception Handler (HW)




Figure 5.19 TLB/XTLB Exception Servicing Guidelines (SW)




Figure 5.20 Cache Error Exception Handling (HW) and Servicing Guidelines (SW)





Figure 5.21 Reset, Soft Reset & NMI Exception Handling (HW) and Servicing Guidelines (SW)



Integrated Device Technology, Inc.

This chapter describes the RV4700 floating-point unit (FPU) features and includes a programming model, instruction set and formats, and information on the pipeline.

The FPU, with associated system software, fully conforms to the requirements of ANSI/IEEE Standard 754–1985, *IEEE Standard for Binary Floating-Point Arithmetic*. In addition, the MIPS architecture fully supports the recommendations of the standard and precise exceptions.

Overview

The FPU operates as a coprocessor for the CPU (it is assigned coprocessor label *CP1*), and extends the CPU instruction set to perform arithmetic operations on floating-point values.

The RV4700 Floating-Point Coprocessor

The RV4700's floating point coprocessor has improved floating multiply operations and incorporates an entire floating-point coprocessor on chip, including a floating-point register file and execution units. The floatingpoint coprocessor forms a seamless interface with the integer unit, decoding and executing instructions in parallel with the integer unit.

The RV4700 uses the floating-point unit to perform integer multiply and divide, results are placed in the HI and LO registers. The values can then be transferred to the general purpose register file using the MFHI/MFLO instructions. The RV4700 performs a single-precision multiply in 4 clock cycles and a double-precision multiply in 5 clock cycles.

Figure 6.1 illustrates the functional organization of the FPU.




Figure 6.1 FPU Functional Block Diagram

FPU Features

This section briefly describes the operating model, the load/store instruction set, and the coprocessor interface in the FPU. A more detailed description is given in the sections that follow.

- **Full 64-bit Operation**. When the *FR* bit in the CPU *Status* register equals 0, the FPU is configured for sixteen 64-bit registers for double-precision values or thirty-two 32-bit registers for single-precision values. When the *FR* bit in the CPU *Status* register equals 1, the FPU is configured for thirty-two 64-bit registers. Each register can hold single- or double-precision values. The FPU also includes a 32-bit *Control/Status* register that provides access to all IEEE-Standard exception handling capabilities.
- **Load and Store Instruction Set**. Like the CPU, the FPU uses a loadand store-oriented instruction set, with single-cycle load and store operations. Overlap of multiply and add is supported.
- **Tightly Coupled Coprocessor Interface**. The FPU resides on-chip to form a tightly coupled unit with a seamless integration of floating-point and fixed-point instruction sets.

FPU Programming Model

This section describes the set of FPU registers and their data organization. The FPU registers include *Floating-Point General Purpose* registers (*FGRs*) and two control registers: *Control/Status* and *Implementation/Revision*.

Floating-Point General Registers (FGRs)

The FPU has a set of *Floating-Point General Purpose* registers (*FGRs*) that can be accessed in the following ways:

- As 32 general-purpose registers (32 FGRs), each of which is 32-bits wide when the *FR* bit in the CPU *Status* register equals 0; or as 32 general-purpose registers (32 FGRs), each of which is 64-bits wide when *FR* equals 1. The CPU accesses these registers through move, load, and store instructions.
- As 16 floating-point registers (see the next section for a description of FPRs), each of which is 64-bits wide, when the *FR* bit in the CPU *Status* register equals 0. The FPRs hold values in either single- or double-precision floating-point format. Each FPR corresponds to adjacently numbered FGRs as shown in Figure 6.2 on page 6-3.
- As 32 floating-point registers (see the next section for a description of FPRs), each of which is 64-bits wide, when the *FR* bit in the CPU *Status* register equals 1. The FPRs hold values in either single- or double-precision floating-point format. Each FPR corresponds to an FGR as shown in Figure 6.2.

Floating-Point Registers (FPR)		Floating-Point General Purpose Regis	sters	Floating-Po Registers (F			ating-Point Purpose R	
(FR = 0)))	31 (FGR)	0	(FR = 1)		63	(FGR)	0
FPR0 $\sqrt{(II)}$	least)	FGR0		FP	R0		FGR0	
	most)	FGR1		FP	R1		FGR1	
FPR2 (least)	FGR2		FP	R2		FGR2	
)	most)	FGR3		FP	R3		FGR3	
•		•		•			•	
•		•		•			•	
<u>(</u>	least)	FGR28		FPF	R28		FGR28	
FPR28 { (r	most)	FGR29		FPF	२29		FGR29	
FPR30 $\int ($	least)	FGR30		FPF	२३०		FGR30	
1	most)	FGR31		FPF	२३१		FGR31	
				iting-Point I Registers	L			
		Control/Status Register		(FCR)	lemer	ntation/Re	evision Regis	ster
	31	FCR31	0	31		FCR	0	0

Figure 6.2 FPU Registers

Floating-Point Registers

The FPU provides:

- 16 Floating-Point registers (FPRs) for Status.FR = 0, or
- 32 *Floating-Point* registers (*FPRs*) for *Status*.*FR* = 1.

These 64-bit registers hold floating-point values during floating-point operations and are physically formed from the *General Purpose* registers (*FGRs*). When the *FR* bit in the *Status* register equals 1, the *FPR* references a single 64-bit *FGR*.

The *FPR*s hold values in either single- or double-precision floating-point format. If the *FR* bit equals 0, only even numbers (the *least* register, as shown in Figure 6.2) can be used to address *FPR*s. When the *FR* bit is set to a 1, all *FPR* register numbers are valid.

If the *FR* bit equals 0 during a double-precision floating-point operation, the general registers are accessed in double pairs. Thus, in a double-precision operation, selecting *Floating-Point Register 0 (FPR0)* actually addresses adjacent *Floating-Point General Purpose* registers *FGR0* and *FGR1*.

Floating-Point Control Registers

The FPU has 32 control registers (*FCRs*) that can only be accessed by move operations. The *FCRs* are described below:

- The *Implementation/Revision* register (*FCR0*) holds revision information about the FPU.
- The *Control/Status* register (*FCR31*) controls and monitors exceptions, holds the result of compare operations, and establishes rounding modes.
- FCR1 to FCR30 are reserved.

Table 6.1 lists the assignments of the *FCR*s.

FCR Number	Use
FCR0	Coprocessor implementation and revision register
FCR1 to FCR30	Reserved
FCR31	Rounding mode, cause, trap enables, and flags

Table 6.1 Floating-Point Control Register Assignments

Implementation and Revision Register, (FCR0)

The read-only *Implementation and Revision* register (*FCR0*) specifies the implementation and revision number of the FPU. This information can determine the coprocessor revision and performance level, and can also be used by diagnostic software.

Figure 6.3 shows the layout of the register; Table 6.2, which follows the figure, describes the *Implementation and Revision* register (*FCR0*) fields.




Figure 6.3 Implementation/Revision Register

Field	Description
Imp	Implementation number: 0x21
Rev	Revision number in the form of <i>y.x</i>
0	Reserved.

Table 6.2 FCR0 Fields

The revision number is a value of the form *y.x*, where:

- *y* is a major revision number held in bits 7:4.
- *x* is a minor revision number held in bits 3:0.

The revision number distinguishes some chip revisions; however, there is no guarantee that changes to the chip are necessarily reflected by the revision number, or that changes to the revision number necessarily reflect real chip changes. For this reason revision number values are not listed, and software should not rely on the revision number to characterize the chip.

Control/Status Register (FCR31)

The *Control/Status* register (*FCR31*) contains control and status information that can be accessed by instructions in either Kernel or User mode. *FCR31* also controls the arithmetic rounding mode and enables User mode traps, as well as identifying any exceptions that may have occurred in the most recently executed instruction, along with any exceptions that may have occurred without being trapped.

Figure 6.4 on page 6-5 shows the format of the *Control/Status* register, and Table 6.3, which follows the figure, describes the *Control/Status* register fields. Figure 6.5 on page 6-5 shows the *Control/Status* register *Cause, Flag,* and *Enable* fields.

24								
31	25 2	24 23	22	18	17 12	11 7	6 2	1 0
0	F	S C	0		Cause E V Z O U I	Enables V Z O U I	Flags V Z O U I	RM
7		1 1	5		6	5	5	2

Figure 6.4 FP Control/Status Register Bit Assignments

Field	Description
FS	When set, denormalized results are flushed to 0 instead of causing an unimplemented operation exception.
С	Condition bit. See description of <i>Control/Status</i> register <i>Condition</i> bit.
Cause	Cause bits. See Figure 6.5 and the description of <i>Control/Status</i> register <i>Cause, Flag,</i> and <i>Enable</i> bits.
Enables	Enable bits. See Figure 6.5 and the description of <i>Control/Status</i> register <i>Cause, Flag,</i> and <i>Enable</i> bits.
Flags	Flag bits. See Figure 6.5 and the description of <i>Control/Status</i> register <i>Cause, Flag,</i> and <i>Enable</i> bits.
RM	Rounding mode bits. See Table 6.4 on page 7 and the description of <i>Control/Status</i> register <i>Rounding Mode Control</i> bits.

Table 6.3 Control/Status Register Fields




Figure 6.5 Control/Status Register Cause, Flag, and Enable Fields

Accessing the Control/Status Register

When the *Control/Status* register is read by a Move Control From Coprocessor 1 (CFC1) instruction, all unfinished instructions in the pipeline are completed before the contents of the register are moved to the main processor. If a floating-point exception occurs as the pipeline empties, the FP exception is taken and the CFC1 instruction is re-executed after the exception is serviced.

The bits in the *Control/Status* register can be set or cleared by writing to the register using a Move Control To Coprocessor 1 (CTC1) instruction. CTC1 is not issued until all previous floating-point operations are complete.

IEEE Standard 754

IEEE Standard 754 specifies that floating-point operations detect certain exceptional cases, raise flags, and can invoke an exception handler when an exception occurs. These features are implemented in the MIPS architecture with the *Cause*, *Enable*, and *Flag* fields of the *Control/Status* register. The *Flag* bits implement IEEE 754 exception status flags, and the *Cause* and *Enable* bits implement exception handling.

Control/Status Register FS Bit

When the *FS* bit is set, denormalized results are flushed to 0 instead of causing an unimplemented operation exception.

Control/Status Register Condition Bit

When a floating-point Compare operation takes place, the result is stored at bit 23, the *Condition* bit, to save or restore the state of the condition line. The *C* bit is set to 1 if the condition is true; the bit is cleared to 0 if the condition is false. Bit 23 is affected only by compare and Move Control To FPU instructions.

Control/Status Register Cause, Flag, and Enable Fields

Figure 6.5 on page 6-5 illustrates the *Cause*, *Flag*, and *Enable* fields of the *Control/Status* register.

Cause Bits

Bits 17:12 in the *Control/Status* register contain *Cause* bits, as shown in Figure 6.5 on page 6-5, which reflect the results of the most recently executed instruction. The *Cause* bits are a logical extension of the CPO *Cause* register; they identify the exceptions raised by the last floating-point operation and raise an interrupt or exception if the corresponding enable bit is set. If more than one exception occurs on a single instruction, each appropriate bit is set.

The *Cause* bits are written by each floating-point operation (but not by load, store, or move operations). The Unimplemented Operation (*E*) bit is set to a 1 if software emulation is required, otherwise it remains 0. The other bits are set to 0 or 1 to indicate the occurrence or non-occurrence (respectively) of an IEEE 754 exception.

When a floating-point exception is taken, no results are stored, and the only state affected is the *Cause* bits. Exceptions caused by an immediately previous floating-point operation can be determined by reading the *Cause* field.

Enable Bits

A floating-point operation that sets an enabled *Cause* bit forces an immediate exception, as does setting both *Cause* and *Enable* bits with CTC1. The floating-point exception or interrupt is enabled when the corresponding enable be is set.

There is no enable for Unimplemented Operation (*E*). Setting Unimplemented Operation always generates a floating-point exception.

Before returning from a floating-point exception, or doing a CTC1, software must first clear the enabled *Cause* bits to prevent a repeat of the interrupt. Thus, User mode programs can never observe enabled *Cause* bits set; if this information is required in a User mode handler, it must be passed somewhere other than the *Status* register.

For a floating-point operation that sets only unenabled *Cause* bits, no exception occurs and the default result defined by IEEE 754 is stored. In this case, the exceptions that were caused by the immediately previous floating-point operation can be determined by reading the *Cause* field.

Flag Bits

When an exception case is detected and the exception Enable is not set, the corresponding flag bit is set. If an exception is taken, none of the flag bits are modified. Note however that system software may set the flag bits before invoking a user exception handler.

The *Flag* bits are cumulative and indicate that an exception was raised by an operation that was executed since they were explicitly reset. *Flag* bits are set to 1 if an IEEE 754 exception is raised, otherwise they remain unchanged. The *Flag* bits are never cleared as a side effect of floating-point operations; however, they can be set or cleared by writing a new value into the *Status* register, using a Move To Coprocessor Control instruction.

Control/Status Register Rounding Mode Control Bits

Bits 1 and 0 in the *Control/Status* register constitute the *Rounding Mode* (*RM*) field.

As shown in Table 6.4, these bits specify the rounding mode that the FPU uses for all floating-point operations.

Rounding Mode RM(1:0)	Mnemonic	Description
0	RN	Round result to nearest representable value; round to value with least-significant bit 0 when the two nearest representable values are equally near.
1	RZ	Round toward 0: round to value closest to and not greater in magnitude than the infinitely precise result.
2	RP	Round toward $+\infty$: round to value closest to and not less than the infinitely precise result.
3	RM	Round toward – ∞ : round to value closest to and not greater than the infinitely precise result.

Table 6.4 Rounding Mode Bit Decoding

Floating-Point Formats

The FPU performs both 32-bit (single-precision) and 64-bit (doubleprecision) IEEE standard floating-point operations. The 32-bit singleprecision format has a 24-bit signed-magnitude fraction field (f+s) and an 8-bit exponent (e), as shown in Figure 6.6.

31	30	23	22		0
s Sign	e Exponent			f Fraction	
1	8			23	

Figure 6.6 Single-Precision Floating-Point Format

The 64-bit double-precision format has a 53-bit signed-magnitude fraction field (f+s) and an 11-bit exponent, as shown in Figure 6.7.

63	62	52 51		(
s Sign	e Expone	ent	f Fraction	
1	11		52	

Figure 6.7 Double-Precision Flo	oating-Point Format
---------------------------------	---------------------

As shown in the above figures, numbers in floating-point format are composed of three fields:

- sign field, s
- biased exponent, e = E + bias
- fraction, $\bar{f} = .b_1 b_2 ... b_{p-1}$

The range of the unbiased exponent *E* includes every integer between the two values E_{min} and E_{max} inclusive, together with two other reserved values:

- E_{min} -1 (to encode ±0 and denormalized numbers)
- E_{max} +1 (to encode ±• and NaNs [Not a Number])

For single- and double-precision formats, each representable nonzero numerical value has just one encoding.

For single- and double-precision formats, the value of a number, *v*, is determined by the equations shown in Table 6.5.

No.	Equation
(1)	if $E = E_{max} + 1$ and $f \neq 0$, then v is NaN, regardless of s
(2)	if $E = E_{max} + 1$ and $f = 0$, then $v = (-1)^{S} \infty$
(3)	if $E_{min} \le E \le E_{max}$, then $v = (-1)^{s} 2^{E} (1.f)$
(4)	if $E = E_{min} - 1$ and $f \neq 0$, then $v = (-1)^{s} 2^{Emin}(0.f)$
(5)	if $E = E_{min} - 1$ and $f = 0$, then $v = (-1)^{s}0$

 Table 6.5 Equations for Calculating Values in Single and

 Double-Precision Floating-Point Format

For all floating-point formats, if v is NaN, the most-significant bit of f determines whether the value is a signaling or quiet NaN: v is a signaling NaN if the most-significant bit of f is set, otherwise, v is a quiet NaN.

D	Format	
Parameter	Single	Double
f	24	53
E _{max}	+127	+1023
E _{min}	-126	-1022
Exponent bias	+127	+1023
Exponent width in bits	8	11
Integer bit	hidden	hidden
Fraction width in bits	24	53
Format width in bits	32	64

Table 6.7 defines the values for the format parameters. Minimum and maximum floating-point values are given in Table 6.7.

 Table 6.6 Floating-Point Format Parameter Values

Туре	Value
Float Minimum	1.40129846e-45
Float Minimum Norm	1.17549435e-38
Float Maximum	3.40282347e+38
Double Minimum	4.9406564584124654e-324
Double Minimum Norm	2.2250738585072014e-308
Double Maximum	1.7976931348623157e+308

Table 6.7 Minimum and Maximum Floating-Point Values

Binary Fixed-Point Format

Binary fixed-point values are held in 2's complement format. Unsigned fixed-point values are not directly provided by the floating-point instruction set. Figure 6.8 illustrates binary fixed-point format; Table 6.8, which follows the figure, lists the binary fixed-point format fields.




Figure 6.8 Binary Fixed-Point Format

Field	Description
sign	sign bit
integer	integer value

Table 6.8 Binary Fixed-Point Format Fields

Floating-Point Instruction Set Overview

All FPU instructions are 32-bits long, aligned on a word boundary. They can be divided into the following groups:

- Load, Store, and Move instructions move data between memory, the main processor, and the *FPU General Purpose* registers.
- **Conversion** instructions perform conversion operations between the various data formats.
- **Computational** instructions perform arithmetic operations on floating-point values in the FPU registers.
- **Compare** instructions perform comparisons of the contents of registers and set a conditional bit based on the results.
- **Branch on FPU Condition** instructions perform a branch to the specified target if the specified coprocessor condition is met.

Table 6.9 through Table 6.12 list the instruction set of the FPU. A complete description of each instruction is provided in Appendix B.

In the instruction formats shown in Table 6.9 through Table 6.12, the *fmt* appended to the instruction opcode specifies the data format: s specifies single-precision binary floating-point, d specifies double-precision binary floating-point, and w specifies binary fixed-point.

OpCode	Description
LWC1	Load Word to FPU
SWC1	Store Word from FPU
LDC1	Load Doubleword to FPU
SDC1	Store Doubleword From FPU
MTC1	Move Word To FPU
MFC1	Move Word From FPU
CTC1	Move Control Word To FPU
CFC1	Move Control Word From FPU
DMTC1	Doubleword Move To FPU
DMFC1	Doubleword Move From FPU

Table 6.9 FPU Instruction Summary: Load, Move and Store Instructions

OpCode	Description
CVT.S.fmt	Floating-point Convert to Single FP
CVT.D.fmt	Floating-point Convert to Double FP
CVT.W.fmt	Floating-point Convert to Single Fixed Point
ROUND.w.fmt	Floating-point Round
TRUNC.w.fmt	Floating-point Truncate
CEIL.w.fmt	Floating-point Ceiling
FLOOR.w.fmt	Floating-point Floor

 Table 6.10 FPU Instruction Summary: Conversion Instructions

OpCode	Description	
ADD.fmt	Floating-point Add	
SUB.fmt	Floating-point Subtract	
MUL.fmt	Floating-point Multiply	
DIV.fmt	Floating-point Divide	
ABS.fmt	Floating-point Absolute Value	
MOV.fmt	Floating-point Move	
NEG.fmt	Floating-point Negate	
SQRT.fmt	Floating-point Square Root	

Table 6.11 FPU Instruction Summary: Computational Instructions

OpCode	Description	
C.cond.fmt	Floating-point Compare	
BC1T	Branch on FPU True	
BC1F	Branch on FPU False	
BC1TL	Branch on FPU True Likely	
BC1FL	Branch on FPU False Likely	

Table 6.12 FPU Instruction Summary: Compare and Branch Instructions

Floating-Point Load, Store, and Move Instructions

This section discusses the manner in which the FPU uses the load, store and move instructions listed in Table 6.9 on page 10; Appendix B provides a detailed description of each instruction.

Transfers Between FPU and Memory

All data movement between the FPU and memory is accomplished by using one of the following instructions:

- Load Word To Coprocessor 1 (LWC1) or Store Word To Coprocessor 1 (SWC1) instructions, which reference a single 32-bit word of the FPU general registers
- Load Doubleword (LDC1) or Store Doubleword (SDC1) instructions, which reference a 64-bit doubleword.

These load and store operations are unformatted; no format conversions are performed and therefore no floating-point exceptions can occur due to these operations.

With the LDC1 and SDC1 instructions the RV4700 floating-point unit can take advantage of the 64-bit wide data cache and issue a coprocessor load or store double-word instruction with every cycle.

Transfers Between FPU and CPU

Data can also be moved directly between the FPU and the CPU by using one of the following instructions:

- Move To Coprocessor 1 (MTC1)
- Move From Coprocessor 1 (MFC1)
- Doubleword Move To Coprocessor 1 (DMTC1)
- Doubleword Move From Coprocessor 1 (DMFC1)

Like the floating-point load and store operations, these operations perform no format conversions and never cause floating-point exceptions.

Load Delay and Hardware Interlocks

The instruction immediately following a load can use the contents of the loaded register. In such cases the hardware interlocks, requiring additional real cycles; for this reason, scheduling load delay slots is desirable, although it is not required for functional code.

Data Alignment

All coprocessor loads and stores reference the following aligned data items:

- For word loads and stores, the access type is always WORD, and the low-order 2 bits of the address must always be 0.
- For doubleword loads and stores, the access type is always DOUBLE-WORD, and the low-order 3 bits of the address must always be 0.

Endianness

Regardless of byte-numbering order (endianness) of the data, the address specifies the byte that has the smallest byte address in the addressed field. For a big-endian system, it is the leftmost byte; for a littleendian system, it is the rightmost byte.

Floating-Point Conversion Instructions

Conversion instructions perform conversions between the various data formats such as single- or double-precision, fixed- or floating-point formats. Table 6.10 on page 10 lists conversion instructions; Appendix B gives a detailed description of each instruction.

Floating-Point Computational Instructions

Computational instructions perform arithmetic operations on floatingpoint values, in registers. Table 6.11 on page 11 lists the computational instructions and Appendix B provides a detailed description of each instruction. There are two categories of computational instructions:

- 3-Operand Register-Type instructions, which perform floating-point addition, subtraction, multiplication, division, and square root.
- 2-Operand Register-Type instructions, which perform floating-point absolute value, move, and negate.

Branch on FPU Condition Instructions

Table 6.12 on page 11 lists the Branch on FPU (coprocessor unit 1) condition instructions that can test the result of the FPU compare (C.cond) instructions. Appendix B gives a detailed description of each instruction.

Floating-Point Compare Operations

The floating-point compare (C.fmt.cond) instructions interpret the contents of two FPU registers (*fs, ft*) in the specified format (*fmt*) and arithmetically compare them. A result is determined based on the comparison and conditions (*cond*) specified in the instruction.

Table 6.12 on page 11 lists the compare instructions; Appendix B gives a detailed description of each instruction.

Mnemoni c	Definition	Mnemoni c	Definition
F	False	Т	True
UN	Unordered	OR	Ordered
EQ	Equal	NEQ	Not Equal
UEQ	Unordered or Equal	OLG	Ordered or Less Than or Greater Than
OLT	Ordered Less Than	UGE	Unordered or Greater Than or Equal
ULT	Unordered or Less Than	OGE	Ordered Greater Than
OLE	Ordered Less Than or Equal	UGT	Unordered or Greater Than
ULE	Unordered or Less Than or Equal	OGT	Ordered Greater Than
SF	Signaling False	ST	Signaling True
NGLE	Not Greater Than or Less Than or Equal	GLE	Greater Than, or Less Than or Equal
SEQ	Signaling Equal	SNE	Signaling Not Equal
NGL	Not Greater Than or Less Than	GL	Greater Than or Less Than
LT	Less Than	NLT	Not Less Than
NGE	Not Greater Than or Equal	GE	Greater Than or Equal
LE	Less Than or Equal	NLE	Not Less Than or Equal
NGT	Not Greater Than	GT	Greater Than

Table 6.13 on page 13 lists the mnemonics for the compare instruction conditions.

FPU Instruction Pipeline Overview

The FPU provides an instruction pipeline that parallels the CPU instruction pipeline. It shares the same five-stage pipeline architecture with the CPU (see Chapter 3).

Instruction Execution

Figure 6.9 illustrates the 5-stage FPU pipeline. This is the same as that of the integer pipeline but allows for the longer execution times of the floating-point instructions.




Figure 6.9 FPU Instruction Pipeline

Table 6.13 Mnemonics and Definitions of Compare Instruction Conditions

Figure 6.9 on page 6-13 assumes that one instruction is completed every PCycle. Most FPU instructions, however, require more than one cycle in the EX stage. This means the FPU must stall the pipeline if an instruction execution cannot proceed because of register or resource conflicts.

Floating-point operations proceed in parallel with non-floating-point operations. Floating-point operations are not allowed to overlap each other, with two exceptions:

- An add operation may start 2 cycles after the start of a multiply and thus will be completely overlapped by the multiply.
- A new multiply may start 4 cycles after another multiply (for both single and double precision).

Non-floating-point operations as well as other integer operations may be executed in parallel with the floating-point operations. All of this is handled automatically by internal hardware in the RV4700.

Instruction Execution Cycle Time

Unlike the CPU, which executes almost all instructions in a single cycle, more time may be required to execute FPU instructions. Table 6.14 gives the minimum latency of each floating-point operation.

Operation	Pipelin	e Cycles	Operation	Pipeline	Pipeline Cycles	
	Single	Double		Single	Double	
ADD.fmt	4	4	BC1T		1	
SUB.fmt	4	4	BC1F		1	
MUL.fmt RV4700	4	5	BC1TL		1	
DIV.fmt	32	61	BC1FL		1	
SQRT.fmt	31	60	LWC1, LDC1		2	
ABS.fmt	1	1	SWC1, SDC1		1	
MOV.fmt	1	1	TRUNC.W.fmt	4	4	
NEG.fmt	1	1	MTC1, DMTC1		2	
ROUND.W.fmt	4	4	MFC1, DMFC1		2	
CEIL.W.fmt	4	4	CTC1		3	
FLOOR.W.fmt	4	4	CFC1		2	
CVT.S.fmt	(a)	4	СМР	3	3	
CVT.D.fmt	2	(a)	FIX	4	4	
CVT.W.fmt	4	4	FLOAT	6	6	
C.fmt.cond	3	3			1	

Note: ^(a) These operations are illegal.

Table 6.14 Floating-Point Operation Latencies

Instruction Scheduling Constraints

The FPU resource scheduler only issues instructions to the FPU op units (adder and multiplier) when no hardware use conflicts will occur. In addition, some overlap possibilities are disallowed to keep the scheduler simple (and/or increase performance).

FPU Multiplier Constraints

The FPU multiplier constraints are more fully pipelined in the RV4700, allowing a new multiply to begin every 4 cycles.

FPU Adder Constraints

The FPU scheduler may issue an add operation (ADD.fmt or SUB.fmt) 2 cycles after a multiply (MUL.fmt).

Resource Scheduling Rules

The FPU Resource Scheduler issues instructions while adhering to the rules described below. These scheduling rules optimize op unit executions; if the rules are not followed, the hardware interlocks to guarantee correct operation.

DIV.[S,D] can start only when all of the following conditions are met in the 1A phase.

• The *adder* is idle (division is performed in the adder).

• The *multiplier* is idle.

MUL.[S,D] can start only when all of the following conditions are met in the 1A phase.

- The *multiplier* is one of the following:
 - idle.
- Started execution at least 6 cycles earlier on the current multiplyThe *adder* is idle.

SQRT.[S,D] can start when the following conditions are met in the 1A phase.

• The adder is idle.

• The *multiplier* must be idle.

CVT.fmt instructions can only start when all of the following conditions are met in the 1A phase.

- The adder is idle.
- The *multiplier* is idle.

ADD.[S,D] or **SUB.[S,D]** can start only when all of the following conditions are met in the 1A phase.

- The *adder* is idle
- The *multiplier* is either:
 - idle.
 - started execution of the current multiply at least 2 cycles earlier.

NEG.[S,D] or **ABS.[S,D]** can start only when all of the following conditions are met in the 1A phase.

- The *adder* is idle.
- The *multiplier* is idle.

C.COND.[S,D] can start only when all of the following conditions are met in the 1A phase.

- The *adder* is idle.
- The *multiplier* is idle.

This chapter describes FPU floating-point exceptions, including FPU exception types, exception trap processing, exception flags, saving and restoring state when handling an exception, and trap handlers for IEEE Standard 754 exceptions.

A floating-point exception occurs whenever the FPU cannot handle either the operands or the results of a floating-point operation in its normal way. The FPU responds by generating an exception to initiate a software trap or by setting a status flag.

Exception Types

Integrated Device Technology, Inc.

The FP *Control/Status* register, described in Chapter 6, contains an *Enable* bit for each exception type; exception *Enable* bits determine whether an exception will cause the FPU to initiate a trap or set a status flag.

- If a trap is taken, the FPU remains in the state found at the beginning of the operation and a software exception handling routine executes.
- If no trap is taken, an appropriate value is written into the FPU destination register and execution continues.

The FPU supports the five IEEE Standard 754 exceptions:

- Inexact (I)
- Underflow (U)
- Overflow (O)
- Division by Zero (Z)
- Invalid Operation (V)

Cause bits, Enables, and Flag bits (status flags) are used.

The FPU adds a sixth exception type, Unimplemented Operation (E). This exception indicates the use of a software implementation. The Unimplemented Operation exception has no *Enable* or *Flag* bit; whenever this exception occurs, an unimplemented exception trap is taken.

Figure 7.1 illustrates the *Control/Status* register bits that support exceptions.




Figure 7.1 Control/Status Register Exception/Flag/Trap/Enable Bits

Each of the five IEEE Standard 754 exceptions (V, Z, O, U, I) is associated with a trap under user control, and is enabled by setting one of the five *Enable* bits. When an exception occurs and its corresponding Enable bit is not set, both the corresponding Cause and Flag bits are set. When an exception occurs and its corresponding Enable bit is set, the corresponding Cause bit is set and the subsequent exception processing allows a trap to be taken.

Exception Trap Processing

When a floating-point exception trap is taken, the *Cause* register indicates the floating-point coprocessor is the cause of the exception trap. The Floating-Point Exception (FPE) code is used, and the *Cause* bits of the floating-point *Control/Status* register indicate the reason for the floating-point exception. These bits are, in effect, an extension of the system coprocessor *Cause* register.

Flags

A *Flag* bit is provided for each IEEE exception. This *Flag* bit is set to a 1 on the assertion of its corresponding exception, with no corresponding exception trap signaled.

The *Flag* bit is reset by writing a new value into the *Status* register; flags can be saved and restored by software either individually or as a group.

When no exception trap is signaled, the floating-point coprocessor takes a default action, providing a substitute value for the exception-causing result of the floating-point operation. The particular default action taken depends upon the type of exception. Table 7.1 lists the default action taken by the FPU for each of the IEEE exceptions.

Field	Description	Rounding Mode	Default action
Ι	Inexact exception	Any	Supply a rounded result
U	Underflow exception	Any	Take unimplemented unless FCSR.FS bit is set.
0	Overflow exception	RN	Modify overflow values to ∞ with the sign of the intermediate result
		RZ	Modify overflow values to the format's largest finite number with the sign of the intermediate result
		RP	Modify negative overflows to the format's most negative finite number; modify positive overflows to + ∞
		RM	Modify positive overflows to the format's largest finite number; modify negative overflows to – ∞
Z	Division by zero	Any	Supply a properly signed ∞
V	Invalid operation	Any	Supply a quiet Not a Number (NaN)

Table 7.1 Default FPU Exception Actions

The FPU detects the eight exception causes internally. When the FPU encounters one of these unusual situations, it causes either an IEEE exception or an Unimplemented Operation exception (E).

FPA Internal Result	IEEE Standard 754	Trap Enable	Trap Disable	Notes
Inexact result	I	Ι	Ι	Loss of accuracy
Exponent overflow	O,I ^a	O,I	O,I	Normalized exponent > E _{max}
Division by zero	Z	Z	Z	Zero is (exponent = E _{min} -1, mantissa = 0)
Overflow on convert	V	Е	Е	Source out of integer range
Signaling NaN source	V	V	V	Signaling NaN source produces quiet NaN result
Invalid operation	V	V	V	0/0, etc.
Exponent underflow	U	Е	Е	Normalized exponent < E _{min}
Denormalized source	None	E	Е	Exponent = E-1 and mantissa <> 0
Note: ^a The IEEE Standard 754 specifies an inexact exception on overflow only if the overflow trap is disabled.				

lists the exception-causing conditions of the IEEE Standard 754.

Table 7.2 FPU Exception-Causing Conditions

FPU Exceptions

The following sections describe the conditions that cause the FPU to generate each of its exceptions, and details the FPU response to each exception-causing condition.

Inexact Exception (I)

The FPU generates the Inexact exception if the rounded result of an operation is not exact or if it overflows. The FPU usually examines the operands of floating-point operations before execution actually begins, to determine (based on the exponent values of the operands) if the operation can *possibly* cause an exception. If there is a possibility of an instruction causing an exception trap, the FPU uses a coprocessor stall to execute the instruction.

It is impossible, however, for the FPU to predetermine if an instruction will produce an inexact result. If Inexact exception traps are enabled, the FPU uses the coprocessor stall mechanism to execute all floating-point operations that require more than two cycles. Since this mode of execution can impact performance, Inexact exception traps should be enabled only when necessary.

Trap Enabled Results: If Inexact exception traps are enabled, the result register is not modified and the source registers are preserved.

Trap Disabled Results: The rounded or overflowed result is delivered to the destination register if no other software trap occurs.

Invalid Operation Exception (V)

The Invalid Operation exception is signaled if one or both of the operands are invalid for an implemented operation. When the exception occurs without a trap, the MIPS ISA defines the result as a quiet Not a Number (NaN). The invalid operations are:

- Addition or subtraction: magnitude subtraction of infinities, such as: $(+\infty) + (-\infty)$ or $(-\infty) (-\infty)$
- Multiplication: 0 times ∞ , with any signs
- Division: 0/0, or ∞/∞ , with any signs
- Comparison of predicates involving < or > without?, when the operands are unordered
- Any arithmetic operation on a signaling NaN. A move (MOV) operation is not considered to be an arithmetic operation, but absolute value (ABS) and negate (NEG) are considered to be arithmetic operations and cause this exception if one or both operands is a signaling NaN.
- Square root: \sqrt{x} , where x is less than zero

Software can simulate the Invalid Operation exception for other operations that are invalid for the given source operands. Examples of these operations include IEEE Standard 754-specified functions implemented in software, such as Remainder: x REM y, where y is 0 or x is infinite; conversion of a floating-point number to a decimal format whose value causes an overflow, is infinity, or is NaN; and transcendental functions, such as ln (–5) or cos–1(3). Refer to Appendix B for examples or for routines to handle these cases.

Trap Enabled Results: The original operand values are undisturbed.

Trap Disabled Results: The FPU sets the Invalid Operation Exception flag and a quiet NaN is delivered to the destination register.

Division-by-Zero Exception (Z)

The Division-by-Zero exception is signaled on an implemented divide operation if the divisor is zero and the dividend is a finite nonzero number. Software can simulate this exception for other operations that produce a signed infinity, such as $\ln(0)$, $\sec(\pi/2)$, $\csc(0)$, or 0^{-1} .

Trap Enabled Results: The result register is not modified, and the source registers are preserved.

Trap Disabled Results: The result, when no trap occurs, is a correctly signed infinity.

Overflow Exception (O)

The Overflow exception is signaled when the magnitude of the rounded floating-point result, with an unbounded exponent range, is larger than the largest finite number of the destination format. (This exception also sets the Inexact exception and *Flag* bits.)

Trap Enabled Results: The result register is not modified, and the source registers are preserved.

Trap Disabled Results: The result, when no trap occurs, is determined by the rounding mode and the sign of the intermediate result.

Underflow Exception (U)

Two related events contribute to the Underflow exception:

- creation of a tiny nonzero result between $\pm 2^{Emin}$ which can cause some later exception because it is so tiny
- extraordinary loss of accuracy during the approximation of such tiny numbers by denormalized numbers.

IEEE Standard 754 allows a variety of ways to detect these events, but requires they be detected the same way for all operations.

- Tinniness can be detected by one of the following methods:
- after rounding (when a nonzero result, computed as though the exponent range were unbounded, would lie strictly between $\pm 2^{\text{Emin}}$)
- before rounding (when a nonzero result, computed as though the exponent range and the precision were unbounded, would lie strictly between $\pm 2^{\text{Emin}}$).

The MIPS architecture requires that tininess be detected after rounding. Loss of accuracy can be detected by one of the following methods:

- denormalization loss (when the delivered result differs from what would have been computed if the exponent range were unbounded)
- inexact result (when the delivered result differs from what would have been computed if the exponent range and precision were both unbounded).

The MIPS architecture requires that loss of accuracy be detected as an inexact result.

Trap Enabled Results: When an underflow trap is enabled, underflow is signaled when tininess is detected regardless of loss of accuracy. If underflow traps are enabled, the result register is not modified, and the source registers are preserved.

Trap Disabled Results: When an underflow trap is not enabled and FCSR.FS is clear, then take an unimplemented exception. When an underflow trap is not enabled and FCSR.FS is set, raise Inexact and return either 0 or $\pm 2^{\text{Emin}}$, as appropriate for the current rounding mode.

Unimplemented Instruction Exception (E)

Any attempt to execute an instruction with an operation code or format code that has been reserved for future definition sets the *Unimplemented* bit in the *Cause* field in the FPU *Control/Status* register and traps. The operand and destination registers remain undisturbed and the instruction is emulated in software. Any of the IEEE Standard 754 exceptions can arise from the emulated operation, and these exceptions in turn are simulated.

The Unimplemented Instruction exception can also be signaled when unusual operands or result conditions are detected that the implemented hardware cannot handle properly. These include:

- Denormalized operand
- Quiet NaN operand
- Underflow
- Reserved opcodes
- Unimplemented formats
- Conversion of a floating-point number to a fixed point format when an overflow occurs or the source operand value is Infinity or a NaN.
- Operations which are invalid for their format (for instance, CVT.S.S)

Denormalized and NaN operands are only trapped if the instruction is a convert or computational operation. Moves and compares do not trap if their operands are either denormalized or NaNs.

The use of this exception for such conditions is optional; most of these conditions are newly developed and are not expected to be widely used in early implementations. Loopholes in the architecture are provided so that these conditions can be implemented with assistance provided by software, maintaining full compatibility with the IEEE Standard 754.

Trap Enabled Results: The original operand values are undisturbed.

Trap Disabled Results: This trap cannot be disabled.

Saving and Restoring State

Sixteen or thirty-two doubleword coprocessor load or store operations save or restore the coprocessor floating-point register state in memory. The remainder of control and status information can be saved or restored through Move To/From Coprocessor Control Register instructions, and saving and restoring the processor registers. Normally, the *Control/Status* register is saved first and restored last.

When the coprocessor *Control/Status* register (*FCR31*) is read, and the coprocessor is executing one or more floating-point instructions, the instruction(s) in progress are either completed or reported as exceptions. The architecture requires that no more than one of these pending instructions can cause an exception. Information indicating the type of exception is placed in the *Control/Status* register. When state is restored, state information in the status word indicates that exceptions are pending.

Writing a zero value to the *Cause* field of *Control/Status* register clears all pending exceptions, permitting normal processing to restart after the floating-point register state is restored.

The *Cause* field of the *Control/Status* register holds the results of only one instruction; the FPU examines source operands before an operation is initiated to determine if this instruction can possibly cause an exception. If an exception is possible, the FPU executes the instruction in stall mode to ensure that no more than one instruction (that might cause an exception) is executed at a time.

Trap Handlers for IEEE Standard 754 Exceptions

The IEEE Standard 754 strongly recommends that users be allowed to specify a trap handler for any of the five standard exceptions that can compute; the trap handler can either compute or specify a substitute result to be placed in the destination register of the operation.

By retrieving an instruction using the processor *Exception Program Counter (EPC)* register, the trap handler determines:

- exceptions occurring during the operation
- the operation being performed
- the destination format

On Overflow or Underflow exceptions (except for conversions), and on Inexact exceptions, the trap handler gains access to the correctly rounded result by examining source registers and simulating the operation in software.

On Overflow or Underflow exceptions encountered on floating-point conversions, and on Invalid Operation and Divide-by-Zero exceptions, the trap handler gains access to the operand values by examining the source registers of the instruction.

The IEEE Standard 754 recommends that, if enabled, the overflow and underflow traps take precedence over a separate inexact trap. This prioritization is accomplished in software; hardware sets the bits for both the Inexact exception and the Overflow or Underflow exception.




Processor Signal Descriptions

Introduction

This chapter describes the signals used by and in conjunction with the RV4700 processor. The signals include the System interface, the Clock/ Control interface, the Interrupt interface, the Joint Test Action Group (JTAG) interface, and the Initialization interface.

Signals are listed in bold, and low active signals have a trailing asterisk; for example, the low-active Read Ready signal is **RdRdy***. The signal description also tells if the signal is an input (the processor receives it) or output (the processor sends it out).

Figure 8.1 illustrates the functional groupings of the processor signals.



System Interface Signals System interface signals provide the connection between the RV4700 processor and the other components in the system. Table 8.1 lists the system interface signals.

Name	Definition	Direction	Description
ExtRqst*	External request	Input	An external agent asserts ExtRqst * to request use of the System interface. The pro- cessor grants the request by asserting Release *.
Release*	Release interface	Output	In response to the assertion of ExtRqst [*] or a CPU read request, the processor asserts Release [*] , signalling to the requesting device that the System interface is available.
RdRdy*	Read ready	Input	The external agent asserts RdRdy * to indi- cate that it can accept a processor read request.
SysAD(63:0)	System address/ data bus	Input/ Output	A 64-bit address and data bus for communi- cation between the processor and an exter- nal agent.
SysADC(7:0)	System address/ data check bus	Input/ Output	An 8-bit bus containing check bits for the SysAD bus.
SysCmd(8:0)	System com- mand/data identi- fier	Input/ Output	A 9-bit bus for command and data identifier transmission between the processor and an external agent.
SysCmdP	System com- mand/data identi- fier bus parity	Input/ Output	A single, even-parity bit for the SysCmd bus.
ValidIn*	Valid input	Input	The external agent asserts ValidIn [*] when it is driving a valid address or data on the SysAD bus and a valid command or data identifier on the SysCmd bus.
ValidOut*	Valid output	Output	The processor asserts ValidOut [*] when it is driving a valid address or data on the SysAD bus and a valid command or data identifier on the SysCmd bus.
WrRdy*	Write ready	Input	An external agent asserts WrRdy * when it can accept a processor write request.

Table 8.1 System Interface Signals

Clock/Control Interface Signals The Clock/Control interface signals make up the interface for clocking and maintenance. Table 8.2 lists the Clock/Control interface signals.

Name	Definition	Direction	Description
IOOut	I/O output	Output	Reserved for future output. Always High.
IOIn	I/O input	Input	Reserved for future input. Should be driven High.
MasterClock	Master clock	Input	Master clock input that estab- lishes the processor operating frequency. It is $1/2$ the pipeline frequency.
MasterOut	Master clock out	Output	Master clock output aligned with MasterClock .
RClock(1:0)	Receive clocks	Output	Two identical receive clocks that establish the System interface frequency.
SyncOut	Synchronization clock out	Output	SyncOut must be connected to SyncIn through an interconnect that models the interconnect between MasterOut, TClock, RClock, and the external agent.
SyncIn	Synchronization clock in	Input	Synchronization clock input.
TClock(1:0)	Transmit clocks	Output	Two identical transmit clocks that establish the System inter- face frequency.
Fault*	Fault	Output	Reserved for future output. Always High.
VccP	Quiet Vcc for PLL	Input	Quiet Vcc for the internal phase locked loop.
VssP	Quiet Vss for PLL	Input	Quiet Vss for the internal phase locked loop.

Table 8.2 Clock/Control Interface Signals

Interrupt Interface Signals

The Interrupt interface signals make up the interface used by external agents to interrupt the RV4700 processor. Six hardware interrupts (**Int*(5:0)**) and one NMI are available on the RV4700. Table 8.3 lists the Interrupt interface signals.

Name	Definition	Direction	Description
Int*(5:0)	Interrupt	Input	Six general processor interrupts, bit-wise ORed with bits 5:0 of the interrupt register.
NMI*	Nonmaskable interrupt	Input	Nonmaskable interrupt, ORed with bit 6 of the interrupt register.

Table 8.3 Interrupt Interface Signals

JTAG Interface Signals

The RV4700 does not implement JTAG. The signals are provided for compatibility with existing R4x00PC designs. Table 8.4 lists the JTAG interface signals.

Name	Definition	Direction	Description
JTDI	JTAG data in	Input	Connected directly to JTDO. No JTAG imple- mented. Should be pulled High.
JTCK	TAG clock input	Input	Unused input. Should be pulled High.
JTDO	JTAG data out	Output	Connected directly to JTDI. If no external scan used, this is a no connect.
JTMS	JTAG command	Input	Unused input. Should be pulled High.

Table 8.4 JTAG Interface Signals

Initialization Interface Signals The Initialization interface signals make up the interface by which an external agent initializes the processor operating parameters. Table 8.5 lists the Initialization interface signals.

Name	Definition Direction		Description		
ColdReset*	Cold reset	Input	This signal must be asserted for a power on reset or a cold reset. The clocks SClock , TClock , and RClock begin to cycle and are syn- chronized with the deasserted edge of ColdReset *. ColdReset * must be deasserted synchronously with MasterClock .		
ModeClock	Boot mode clock	Output	Serial boot-mode data clock output; runs at the Master Clock frequency divided by 256: (MasterClock / 256).		
ModeIn	Boot mode data in	Input	Serial boot-mode data input.		
Reset*	Reset	Input	This signal must be asserted for any reset sequence. It can be asserted synchronously or asyn- chronously for a cold reset, or syn- chronously to initiate a warm reset. Reset * must be deasserted syn- chronously with MasterClock .		
VCCOk	Vcc is OK	Input	When asserted, this signal indicates to the processor that $V_{CC} > V_{CC}$ min for more than 100 milliseconds and will remain stable. The assertion of VCCOk initiates the initialization sequence.		

Table 8.5 Initialization Interface Signals

Description	Name	I/0	Asserted State	3-State	Reset State
System address/data bus	SysAD(63:0)	I/0	High	Yes	а
System address/data check bus	SysADC(7:0)	I/0	High	Yes	а
System command/data identifier bus	SysCmd(8:0)	I/0	High	Yes	а
System command/data identifier bus parity	SysCmdP	I/0	High	Yes	а
Valid input	ValidIn*	Ι	Low	No	NA
Valid output	ValidOut*	0	Low	Yes	b
External request	ExtRqst*	Ι	Low	No	NA
Release interface	Release*	0	Low	Yes	b
Read ready	RdRdy*	Ι	Low	No	NA
Write ready	WrRdy*	Ι	Low	No	NA
Interrupts	Int*(5:0)	Ι	Low	No	NA
Nonmaskable interrupt	NMI*	Ι	Low	No	NA
Boot mode data in	ModeIn	Ι	High	No	NA
Boot mode clock	ModeClock	0	High	No	d
JTAG data in	JTDI	Ι	High	No	NA
JTAG data out	JTDO	0	High	Yes	b
JTAG command	JTMS	Ι	High	No	NA
JTAG clock input	JTCK	Ι	High	No	NA
Transmit clocks	TClock(1:0)	0	High	Yes	с
Receive clocks	RClock(1:0)	0	High	Yes	с
Master clock	MasterClock	Ι	High	No	NA
Master clock out	MasterOut	0	High	Yes	с
Synchronization clock out	SyncOut	0	High	Yes	с
Synchronization clock in	SyncIn	Ι	High	No	NA
I/O output	IOOut	0	High	Yes	b
I/O input	IOIn	Ι	High	No	NA
Vcc is OK	VCCOk	Ι	High	No	NA
Cold reset	ColdReset*	Ι	Low	No	NA
Reset	Reset*	Ι	Low	No	NA
Fault	Fault*	0	Low	Yes	b

Table 8.6 lists the RV4700 processor signals and their possible states.

 Key to Reset State Column:

 a
 All I/O pins (SysAD[63:0], SysADC[7:0], etc.) remain 3-stated until the Reset* signal deasserts.

 b
 All output only pins (ValidOut*, Release*, etc.), except the clocks, are 3-stated until the ColdReset* signal deasserts.

 via b
 Via b

 via b
 Via b

 All output only pins (ValidOut*, Release*, etc.), except the clocks, are 3-stated until the ColdReset*

All clocks, except ModeClock, are 3-stated until VCCOk asserts. ModeClock is always driven. Not applicable to input pins.

c d

NA

Table 8.6 RV4700 Processor Signal Summary





Introduction

This chapter describes the RV4700 Initialization interface. This includes the reset signal description and types, initialization sequence, with signals and timing dependencies, and boot modes, which are set at initialization time.

Signal names are listed in bold letters—for instance the signal **VCCOk** indicates the Vcc voltage is stable. Low-active signals are indicated by an asterisk at the end of the name, as in **ColdReset***.

Functional Overview

The RV4700 processor has the following three types of resets. Refer to Figure 9.1 on page 9-4, Figure 9.2 on page 9-5, and Figure 9.3 on page 9-6 for timing diagrams of these resets.

- **Power-on reset**: Starts when the power supply is turned on and completely reinitializes the internal state machine of the processor without saving any state information.
 - **Cold reset**: Restarts all clocks, but the power supply remains stable. A cold reset completely reinitializes the internal state machine of the processor without saving any state information.
- Warm reset: Restarts processor, but does not affect clocks. A warm reset preserves the processor internal state.

These resets use the **VCCOk**, **ColdReset**^{*}, and **Reset**^{*} input signals, which are summarized in the next subsection. Descriptions of each type of reset operation is described

The Initialization interface is a serial interface that operates at the frequency of the **MasterClock** divided by 256 (i.e. **MasterClock**/256). This low-frequency operation allows the initialization information to be stored in a low-cost EPROM or PLD.

Reset and Initialization Signal Descriptions

This section describes the three reset signals, **VCCOk**, **ColdReset***, and **Reset***, and the two initialization signals, **ModeIn** and **ModeClock**.

- **VCCOk:** When asserted¹, **VCCOk** indicates to the processor that the 5.0 (3.3) volt power supply (Vcc) has been above 4.75 (3.0) volts for more than 100 milliseconds (ms) and is expected to remain stable. The assertion of **VCCOk** initiates the reading of the boot-time mode control serial stream. This is described in the subsection "Initialization Sequence" on page 9-4.
- **ColdReset*:** The **ColdReset*** signal must be asserted (low) for either a power-on reset or a cold reset. The clocks **SClock**, **TClock**, and **RClock** begin to cycle and are synchronized with the de-asserted edge (high) of **ColdReset***. **ColdReset*** must be de-asserted synchronously with **MasterClock**.
 - **Reset*:** The **Reset*** signal must be asserted for any reset sequence. It can be asserted synchronously or asynchronously for a cold reset, or synchronously to initiate a warm reset. **Reset*** must be de-asserted synchronously with **MasterClock**.
 - ModeIn: Serial boot mode data in.
- **ModeClock**: Serial boot mode data out, at the **MasterClock** frequency divided by 256 (**MasterClock**/256).

^{1.} Asserted means the signal is true, or in its valid state. For example, the lowactive **Reset*** signal is said to be asserted when it is in a low (true) state; the highactive **VCCOk** signal is true when it is asserted high.

Description	Name	I/0	Asserted State	3-State	Reset State
System address/data bus	SysAD(63:0)	I/O	High	Yes	а
System address/data check bus	SysADC(7:0)	I/O	High	Yes	а
System command/data identifier bus	SysCmd(8:0)	I/0	High	Yes	а
System command/data identifier bus parity	SysCmdP	I/0	High	Yes	а
Valid input	ValidIn*	Ι	Low	No	NA
Valid output	ValidOut*	0	Low	Yes	b
External request	ExtRqst*	Ι	Low	No	NA
Release interface	Release*	0	Low	Yes	b
Read ready	RdRdy*	Ι	Low	No	NA
Write ready	WrRdy*	Ι	Low	No	NA
Interrupts	Int*(5:0)	Ι	Low	No	NA
Nonmaskable interrupt	NMI*	Ι	Low	No	NA
Boot mode data in	ModeIn	Ι	High	No	NA
Boot mode clock	ModeClock	0	High	No	d
JTAG data in	JTDI	Ι	High	No	NA
JTAG data out	JTDO	0	High	Yes	b
JTAG command	JTMS	Ι	High	No	NA
JTAG clock input	JTCK	Ι	High	No	NA
Transmit clocks	TClock(1:0)	0	High	Yes	с
Receive clocks	RClock(1:0)	0	High	Yes	С
Master clock	MasterClock	Ι	High	No	NA
Master clock out	MasterOut	0	High	Yes	с
Synchronization clock out	SyncOut	0	High	Yes	с
Synchronization clock in	SyncIn	Ι	High	No	NA
I/O output	IOOut	0	High	Yes	b
I/O input	IOIn	Ι	High	No	NA
Vcc is OK	VCCOk	Ι	High	No	NA
Cold reset	ColdReset*	Ι	Low	No	NA
Reset	Reset*	Ι	Low	No	NA
Fault	Fault*	0	Low	Yes	b

Table 9.1 lists the processor signals and their possible states.

 Key to Reset State Column:

 a
 All I/O pins (SysAD[63:0], SysADC[7:0], etc.) remain 3-stated until the Reset* signal deasserts.

 b
 All output only pins (ValidOut*, Release*, etc.), except the clocks, are 3-stated until the ColdReset* signal

 deasserts.

All clocks, except ModeClock, are 3-stated until VCCOk asserts. ModeClock is always driven. Not applicable to input pins.

c d

NA

Power-on Reset

Figure 9.1, Figure 9.2, and Figure 9.3 illustrate the power-on, warm, and cold resets.

This is the sequence for a power-on reset:

1. Power-on reset applies a stable Vcc of at least 4.5 (3.0) volts from the 5.0 (3.3) volt power supply to the processor. During this time, **VCCOk** is deasserted, **ColdReset**^{*} and **Reset**^{*} are asserted and the **MasterClock** input oscillates.

2. After at least 100 ms of stable Vcc and **MasterClock**, the **VCCOk** signal is asserted to the processor. The assertion of **VCCOk** begins the initialization of the processor. After the mode bits have been read in, the processor allows its internal phase locked loops to lock, stabilizing the processor internal clock, **PClock**, the **SyncOut-SyncIn** clock path (described in Chapter 10), and the master clock output, **MasterOut**.

3. **ColdReset*** is asserted for at least 64K (or 2¹⁶) **MasterClock** cycles after the assertion of **VCCOk**. Once the processor reads the boot-time mode control serial data stream, **ColdReset*** can be deasserted. **ColdReset*** must be deasserted synchronously with **MasterClock**.

4. The deasserted edge of **ColdReset*** synchronizes the edges of **SClock**, **TClock**, and **RClock** (to all processors, if in a multiprocessor system).

5. After **ColdReset*** is deasserted synchronously and **SClock**, **TClock**, and **RClock** have stabilized, **Reset*** is deasserted to allow the processor to begin running. (**Reset*** must be held asserted for at least 64 **MasterClock** cycles after the deassertion of **ColdReset***.) **Reset*** must be deasserted synchronously with **MasterClock**.

Note: ColdReset* must be asserted when **VCCOk** asserts. The behavior of the processor is undefined if **VCCOk** asserts while **ColdReset*** is deasserted.

Cold Reset

A cold reset can begin anytime after the processor has read the initialization data stream, causing the processor to start with the Reset exception.

A cold reset requires the same sequence as a power-on reset except that the power is presumed to be stable before the assertion of the reset inputs and the deassertion of **VCCOk**.

To begin the reset sequence, **VCCOk** must be deasserted for a minimum of 100 ms before reassertion.

Warm Reset

To execute a warm reset, the **Reset*** input is asserted synchronously with **MasterClock**. It is then held asserted for at least 64 **MasterClock** cycles before being deasserted synchronously with **MasterClock**. The processor internal clocks, **PClock** and **SClock**, and the System interface clocks, **TClock** and **RClock**, are not affected by a warm reset. The boottime mode control serial data stream is not read by the processor on a warm reset. A warm reset forces the processor to start with a Soft Reset exception.

The master clock output, **MasterOut**, generates any reset-related signals for the processor that must be synchronous with **MasterClock**.

After a power-on reset, cold reset, or warm reset, all processor internal state machines are reset, and the processor begins execution at the reset vector. All processor internal states are preserved during a warm reset, although the precise state of the caches depends on whether or not a cache miss sequence has been interrupted by resetting the processor state machines.

Initialization Sequence

The boot-mode initialization sequence begins immediately after **VCCOk** is asserted. As the processor reads the serial stream of 256 bits through the **ModeIn** pin, the boot-mode bits initialize all fundamental processor modes. (The signals used are described in Chapter 8).

This is the initialization sequence:

1. The system deasserts the **VCCOk** signal. The **ModeClock** output is held asserted.

2. The processor synchronizes the **ModeClock** output at the time **VCCOk** is asserted. The first rising edge of **ModeClock** occurs at least 256 **MasterClock** cycles after **VCCOk** is asserted. There could be more clock cycles due to internal delays on the **VccOK** signal. After the first rising edge, each additional rising edge will be 256 master clock cycles.

3. Each bit of the initialization stream is presented at the **ModeIn** pin after each rising edge of the **ModeClock**. The processor samples 256 initialization bits from the **ModeIn** input.




Figure 9.1 Power-on Reset




Figure 9.2 Cold Reset




Figure 9.3 Warm Reset

Boot-Mode Settings

Unlike the R4000, the speed of the RV4700 output drivers is statically controlled at boot time.

Table 9.2 lists the processor boot-mode settings. The following rules apply to the boot-mode settings listed in the table:

- Bit 0 of the stream is presented to the processor when **VCCOk** is first asserted.
- Selecting a reserved value results in undefined processor behavior.
- Bits 19 to 255 are reserved bits.
- Zeros must be scanned in for all reserved bits.

Serial Bit	Value	Mode Setting	Serial Bit	Value	Mode Setting		
0	Reserved (must be zero)		9:10	Non-block Write : Selects the manner in which non-block writes are handled, bit 1 is most significant			
1:4	XmitDatPat: System inte block writes only (bit 4 m			0	R4x00 compatible		
	0	DDDD		1	Reserved		
	1	DDxDDx		2	Pipelined Writes		
	2	DDxxDDxx		3	Write re-issue		
	3	DxDxDxDx	11	TmrIntEn: Disables the timer interrupt o Int*[5]			
	4	DDxxxDDxxx		0	Enabled Timer Interrupt		
	5	DDxxxxDDxxxx		1	Disabled Timer Interrupt		
	6	DxxDxxDxxDxx	12	Reserved (must be zero)			
	7	DDxxxxxD- Dxxxxxx	13:14	Drv_Out: Output driver slew rate control Bit 14 is most significant. Affects only ou puts that are not clocks.			
	8	DxxxDxxxDxxxDxx x		10	100% strength (fastest)		
	9-15	Reserved		11	83% strength		
5:7	SysCkRatio: PClock to S quency relationship betw and TClock and PClock, I	een SClock, RClock,		00	67% strength		
	0	Divide by 2		01	50% strength (slowest)		
	1	Divide by 3	15	Tclock[0]:[0] Enabled.[1] Disabled.			
	2	Divide by 4					
	3	Divide by 5	16	Tclock[1]:			
	4	Divide by 6		[0] Enabled.	[1] Disabled.		
	5	Divide by 7	17	Rclock[0]:			
	6	Divide by 8		[0] Enabled.	[1] Disabled.		
	7	Reserved	18	Rclock[1]:			
8	EndBIt: Specifies byte ordering			[0] Enabled.	[1] Disabled.		
	0	Little-endian ordering	19:24	Reserved (must be zero)			
	1	Big-endian ordering	25	Reserved (must be one)			
		•	26:255	Reserved (must	be zero)		

Table 9.2 Boot-Mode Settings



Clock Interface

Introduction

This chapter describes the clock signals ("clocks") used in the RV4700 processor and the processor status reporting mechanism.

The subject matter includes basic system clocks, system timing parameters, connecting clocks to a phase-locked system, connecting clocks to a system without phase locking, and processor status outputs.

Signal Terminology

The following terminology is used in this chapter (and book) when describing signals:

- *Rising edge* indicates a low-to-high transition.
- Falling edge indicates a high-to-low transition.
- *Clock-to-Q delay* is the amount of time it takes for a signal to move from the input of a device (*clock*) to the output of the device (*Q*).

Figure 10.1 and Figure 10.2 illustrate these terms.




Figure 10.1 Signal Transitions




Figure 10.2 Clock-to-Q Delay

Basic System Clocks

The various clock signals used in the RV4700 processor are described below, starting with **MasterClock**, upon which the processor bases all internal and external clocking. Note: All output clocks will have approximately a 50% duty cycle \pm the jitter and any difference in rise and/ or fall times.

MasterClock

The processor bases all internal and external clocking on the single **MasterClock** input signal. The processor generates the clock output signal, **MasterOut**, at the same frequency as **MasterClock** and aligns **MasterOut** with **MasterClock**, if **SyncIn** is properly connected to **SyncOut**.

MasterOut

The processor generates the clock output signal, **MasterOut**, at the same frequency as **MasterClock** and aligns **MasterOut** with **MasterClock**, if **SyncIn** is properly connected to **SyncOut**. **MasterOut** clocks certain external logic, such as the reset logic.

SyncIn/SyncOut

The processor generates **SyncOut** at the same frequency as **MasterClock** and aligns **SyncIn** with **MasterClock**.

SyncOut must be connected to **SyncIn** either directly, or through an external buffer. The processor can compensate for both output driver and input buffer delays (and, when necessary, delay caused by an external buffer according to the connections of **TClock** and **RClock** to the rest of the system) when aligning **SyncIn** with **MasterClock**. Figure 10.8 on page 10-9 gives an illustration of **SyncOut** connected to **SyncIn** through an external buffer.

PClock

The processor generates an internal clock, **PClock**, at twice the frequency of **MasterClock** and precisely aligns every other rising edge of **PClock** with the rising edge of **MasterClock**.

All internal registers and latches use $\ensuremath{\textbf{PClock}}$, which is the pipeline clock rate.

SClock

The RV4700 processor divides **PClock** by 2, 3, 4, 5, 6, 7 or 8, programmed at boot-mode initialization to generate the internal clock signal, **SClock**. The processor uses **SClock** to sample data at the system interface and to clock data into the processor system interface output registers.

The first rising edge of **SClock**, after **ColdReset**^{*} is deasserted, is aligned with the first rising edge of **MasterClock**.

TClock

TClock (transmit clock) clocks the output registers of an external agent, and can be a global system clock for any other logic in the external agent.

TClock is identical to **SClock**. The edges of **TClock** align precisely with the edges of **SClock** and **TClock** can also be aligned with **MasterClock**, when **SyncIn** is properly connected to **SyncOut**.

RClock

The external agent uses **RClock** (receive clock) to clock its input registers. The processor generates **RClock** at the same frequency as **SClock**, although **RClock** leads **TClock** and **SClock** by 25 percent of **SClock** cycle time.




Figure 10.3 shows the clocks for a **PClock**-to-**SClock** division by 2.

Figure 10.3 Processor Clocks, PClock-to-SClock Division by 2

System Timing Parameters

As shown in Figure 10.3, data provided to the processor must be stable a minimum of t_{DS} nanoseconds (ns) before the rising edge of **SClock** and be held valid for a minimum of t_{DH} ns after the rising edge of **SClock**.

Alignment to SClock

Processor data becomes stable a minimum of t_{DM} ns and a maximum of t_{DO} ns after the rising edge of **SClock**. This drive-time is the sum of the maximum delay through the processor output drivers together with the maximum clock-to-Q delay of the processor output registers.

Alignment to MasterClock

Certain processor inputs (specifically VCCOk, ColdReset*, and Reset*) are sampled based on MasterClock, while others are output based on MasterClock. The same setup, hold, and drive-off parameters, t_{DS} , t_{DH} , t_{DM} , and t_{DO} , shown in Figure 10.3, apply to these inputs and outputs, but they are measured relative to MasterClock instead of SClock.

Phase-Locked Loop (PLL)

The processor aligns **SyncOut**, **PClock**, **SClock**, **TClock**, and **RClock** with internal phase-locked loop (PLL) circuits that generate aligned clocks based on **SyncOut/SyncIn**. By their nature, PLL circuits are only capable of generating aligned clocks for **MasterClock** frequencies within a limited range.

Clocks generated using PLL circuits contain some inherent inaccuracy, or *jitter*, a clock aligned with **MasterClock** by the PLL can lead or trail **MasterClock** by as much as the related maximum jitter specified in the data sheet.

PLL Components and Operation

The passive components required for the Phase Locked Loop circuit are contained in the packages for the RV4700. There are no required external passive components.

Passive Components

The Phase Locked Loop circuit requires several passive components for proper operation, which are connected to **PLLCap0**, **PLLCap1**, **VccP**, and **VssP**, as illustrated in Figure 10.4.




Figure 10.4 PLL Passive Components

It is essential to isolate the analog power and ground—for the PLL circuit (**VccP/VssP**)—from the regular power and ground (**Vcc/Vss**). Initial evaluations have yielded good results with the following values:

C1 = 1 nF
C2 = 3.3
$$\mu$$
F
C3 = 10 μ F

Since the optimum values for the filter components depend upon the application and the system noise environment, these values should be considered as starting points for further experimentation within your specific application.




Figure 10.5 shows the internal PLL and clock distribution network of the RV4700.

Chapter 10

Figure 10.5 RV4700 PLL Network

Connecting Clocks to a Phase-Locked System

When the processor is used in a phase-locked system, the external agent must phase lock its operation to a common **MasterClock**. In such a system, the delivery of data and data sampling have common characteristics, even if the components have different delay values. For example, *transmission time* (the amount of time a signal takes to move from one component to another along a trace on the board) between any two components A and B of a phase-locked system can be calculated from the following equation:

Transmission Time = (SClock period) - $(t_{DO} \text{ for } A) - (t_{DS} \text{ for } B) - (Clock Jitter for A Max) - (Clock Jitter for B Max)$

Figure 10.6 shows a block-level diagram of a phase-locked system using the RV4700 processor.




Figure 10.6 RV4700 Processor Phase-Locked System

Connecting Clocks to a System without Phase Locking

When the **RV4700** processor is used in a system in which the external agent cannot lock its phase to a common **MasterClock**, the output clocks **RClock** and **TClock** can clock the remainder of the system. Two clocking methodologies are described in this section: connecting to a gate-array device or connecting to discrete CMOS logic devices.

Connecting to a Gate-Array Device

When connecting to a gate-array device, both **RClock** and **TClock** are used within the gate-array. The gate array internally buffers **RClock** and uses this buffered version to clock registers that sample processor outputs.

These sampling registers should be immediately followed by staging registers clocked by an internally buffered version of **TClock**. This buffered version of **TClock** should be the global system clock for the logic inside the gate array and the clock for all registers that drive processor inputs. Figure 10.7 on page 10-7 is a block diagram of this circuit.

Staging registers place a constraint on the sum of the clock-to-Q delay of the sample registers and the setup time of the synchronizing registers inside the gate arrays, as shown in the following equation:

Clock-to-Q Delay + Setup of Synch Register ð 0.25 (RClock period)

- (Max Clock Jitter for RClock)
- (Max Delay Mismatch for Clock Buffers on RClock and TClock)




Figure 10.7 is a block diagram of a system without phase lock, using the RV4700 processor with an external agent implemented as a gate array.

Figure 10.7 Gate-Array System Without Phase Lock, Using the RV4700 Processor

In a system without phase lock, the transmission time for a signal *from* the processor *to* an external agent composed of gate arrays can be calculated from the following equation:

Transmission Time = (75 percent of TClock period) – $(t_{DO} \text{ for } RV4700)$

- + (Min External Clock Buffer Delay)
- (External Sample Register Setup Time)
- (Max Clock Jitter for RV4700 Internal Clocks)
- (Max Clock Jitter for RClock)

The transmission time for a signal *from* an external agent composed of gate arrays *to* the processor in a system without phase lock can be calculated from the following equation:

Transmission Time = (TClock period) – (t_{DS} for RV4700)

- (Max External Clock Buffer Delay)
- (Max External Output Register Clock-to-Q Delay)
- (Max Clock Jitter for TClock)
- (Max Clock Jitter for RV4700 Internal Clocks)

Connecting to a CMOS Logic System

The processor uses matched delay clock buffers to generate aligned clocks to external CMOS logic. A matched delay clock buffer is inserted in the **SyncOut/SyncIn** alignment path of the processor, skewing **SyncOut**, **MasterOut**, **RClock**, and **TClock** to lead **MasterClock** by the buffer delay amount, while leaving **PClock** aligned with **MasterClock**.

The remaining matched delay clock buffers are available to generate a buffered version of **TClock** aligned with **MasterClock**. Alignment error of this buffered **TClock** is the sum of the maximum delay mismatch of the matched delay clock buffers, and the maximum clock jitter of **TClock**.

As the global system clock for the discrete logic that forms the external agent, the buffered version of **TClock** clocks registers that sample processor outputs, as well as clocking the registers that drive the processor inputs.

The transmission time for a signal from the processor to an external agent composed of discrete CMOS logic devices can be calculated from the following equation:

Transmission Time = (TClock period) – $(t_{DO} \text{ for } RV4700)$

- (External Sample Register Setup Time)
- (Max External Clock Buffer Delay Mismatch)
- (Max Clock Jitter for RV4700 Internal Clocks)
- (Max Clock Jitter for TClock)

Figure 10.8 is a block diagram of a system without phase lock, employing the RV4700 processor and an external agent composed of both a gate array and discrete CMOS logic devices.




Figure 10.8 Gate Array and CMOS System Without Phase Lock, Using the RV4700 Processor

The transmission time for a signal from an external agent composed of discrete CMOS logic devices can be calculated from the following equation:

Transmission Time = (TClock period) – (t_{DS} for RV4700)

- (Max External Output Register Clock-to-Q Delay)
- (Max External Clock Buffer Delay Mismatch)
- (Max Clock Jitter for RV4700 Internal Clocks)
- (Max Clock Jitter for TClock)

In this clocking methodology, the hold time of data driven from the processor to an external sampling register is a critical parameter. To guarantee hold time, the minimum output delay of the processor, t_{DM} , must be greater than the sum of the following:

Min hold time for the external sampling register

- + max clock jitter for RV4700 internal clocks
- + max clock jitter for TClock
- + max delay mismatch of the external clock buffers



Cache Organization, Operation and Coherency

Introduction

This chapter describes in detail the cache memory: its place in the RV4700 memory organization and individual operations of the primary cache.

This chapter uses the following terminology:

- The primary cache may also be referred to as the P-cache.
- The primary data cache may also be referred to as the D-cache.
- The primary instruction cache may also be referred to as the I-cache.
- These terms are used interchangeably throughout this book.

Memory Organization

Figure 11.1 shows the RV4700 system memory hierarchy. In the logical memory hierarchy, caches lie between the CPU and main memory. They are designed to make the speedup of memory accesses transparent to the user. Each functional block in Figure 11.1 has the capacity to hold more data than the block above it. For instance, physical main memory has a larger capacity than the primary cache. At the same time, each functional block takes longer to access than any block above it. For instance, it takes longer to access data in main memory than in the CPU on-chip registers.




Figure 11.1 Logical Hierarchy of Memory

The RV4700 processor has two on-chip primary caches: one holds instructions (the instruction cache), the other holds data (the data cache).

Overview of Cache Operations

As described earlier, caches provide fast temporary data storage, and they make the speedup of memory accesses transparent to the user. In general, the processor accesses cache-resident instructions or data through the following procedure:

1. The processor, through the on-chip cache controller, attempts to access the next instruction or data in the primary cache.

2. The cache controller checks to see if this instruction or data is present in the primary cache.

- If the instruction/data is present, the processor retrieves it. This is called a primary-cache *hit*.
- If the instruction/data is not present in the primary cache, it is retrieved as a cache line from memory and is written into the primary cache.

3. The processor retrieves the instruction/data from the primary cache and operation continues. For a data cache miss, the processor can restart the pipeline after the first doubleword (the one at the miss address) is retrieved and continues the cache line refill in parallel.

It is possible for the same data to be in two places simultaneously: main memory and the primary cache. This data is kept consistent through the use of either a write-back or a write-through methodology. For a write-back cache, the modified data is not written back to memory until the cache line is replaced. In a write-through cache, the data is written to memory as the cached data is modified (with a possible delay due to the write buffer).

RV4700 Cache Description

This section describes the organization of on-chip primary caches. As Figure 11.1 on page 1 shows, the RV4700 contains separate primary instruction and data caches.

Figure 11.2 provides block diagrams of the RV4700 memory model.




Figure 11.2 Cache Support in the RV4700

Cache Line Size

A *cache line* is the smallest unit of information that can be fetched from memory to be filled into the cache. A primary cache line is 8 words in length, and is represented by a single tag.

Upon a cache miss in the primary cache, the missing cache line is loaded from memory into the primary cache.

Cache Organization and Accessibility

This section describes the organization of the primary cache, including the manner in which it is mapped, the addressing used to index the cache, and composition of the cache lines. The primary instruction and data caches are indexed with a virtual address (VA).

Organization of the Primary Instruction Cache (I-Cache)

Each line of primary I-cache data (although it is actually an instruction, it is referred to as data to distinguish it from its tag) has an associated 28bit tag that contains a 24-bit physical address, a single valid bit, a reserved bit, a single parity bit and the FIFO replacement bit. Word parity is used on I-cache data.

The RV4700 processor primary I-cache has the following characteristics:

- two-way set associative
- indexed with a virtual address
- checked with a physical tag
- organized with 8-word (32-byte) cache line

Figure 11.3 shows the format of a primary I-cache line.




Figure 11.3 RV4700 Primary I-Cache Line Format

Organization of the Primary Data Cache (D-Cache)

Each line of primary D-cache data has an associated 30-bit tag that contains a 24-bit physical address, 2-bit cache line state, a write-back bit, a parity bit for the physical address and cache state fields, a parity bit for the write-back bit and the FIFO replacement bit.

The RV4700 processor primary D-cache has the following characteristics:

- write-back or write-through on a per-page basis
- two-way set associative
- indexed with a virtual address
- checked with a physical tag
- organized with 8-word (32-byte) cache line.

Figure 11.4 shows the format of a primary D-cache line.

	<u>29</u>	28	27	26		23				
	F	W'	W	Ρ	CS			PTag		
_	1	1	1	1	2		71	24 64 63		
							DataP		Data	
							DataP		Data	
							DataP		Data	
							DataP		Data	
							8		64	
F	F	IFO I	Repla	acem	ent Bit					
W'	Even parity for the write-back bit									
W	W	Write-back bit (set if cache line has been written)								
Р	Even parity for the PTag and CS fields									
CS	Primary cache state: 0 = Invalid, 1 = Shared, 2 = Clean Exclusive, 3 = Dirty Exclusive									
PTag	P	Physical tag (bits 35:12 of the physical address)								
	E	Even parity for the data; 1-bit per byte								
DataP	Cache data									

Figure 11.4 RV4700 8-Word Primary Data Cache Line Format

In the RV4700, the W (write-back) bit, not the cache state, indicates whether or not the primary cache contains modified data that must be written back to memory.

Note: There is no hardware support for cache coherency. Thus the only cache states used are Dirty Exclusive and Invalid.

Accessing the Primary Caches

Figure 11.5 shows the virtual address (VA) index into the primary caches. Each instruction and data cache size is 16 Kbytes.




Figure 11.5 Primary Cache Data and Tag Organization

Cache States

The terms below are used to describe the *state* of a cache line:

- **Exclusive**: a cache line that is present in exactly one cache in the system is exclusive. This is always the case for the RV4700. All cache lines are in an exclusive state.
- **Dirty**: a cache line that contains data that has changed since it was loaded from memory is dirty.
- **Clean**: a cache line that contains data that has not changed since it was loaded from memory is clean.
- **Shared**: a cache line that is present in more than one cache in the system. The RV4700 does not provide for hardware cache coherency. This state should never happen in normal operations.

The RV4700 only supports the four cache states as shown in Table 11.1 on page 6. The only states that will occur in the RV4700, under normal operations are the Dirty Exclusive and Invalid states.

Note: Even though valid data is in the Dirty Exclusive state, it may still be consistent with memory. One must look at the dirty bit, W, to determine if the cache line is to be written back to memory when it is replaced.

Each primary cache line in the RV4700 system is in one of the states described in Table 11.1.

Cache Line State	Description
Invalid	A cache line that does not contain valid information must be marked invalid, and cannot be used. A cache line in any other state than invalid is assumed to contain valid informa- tion.
Shared	A cache line that is present in more than one cache in the system is shared. This state will not occur for normal operations.
Clean Exclusive	A clean exclusive cache line contains valid information and this cache line is not present in any other cache. The cache line is consistent with memory and is not owned by the processor (see "Cache Line Ownership" on page 6 in this chapter). This state will not occur for normal operations.
Dirty Exclusive	A dirty exclusive cache line contains valid information and is not present in any other cache. The cache line may or may not be consistent with memory and is owned by the processor (see "Cache Line Ownership" on page 6 in this chapter). Use the W bit to determine if the line must be written back on replacement.

Table 11.1 Cache States

Primary Cache States

- Each primary data cache line is normally in one of the following states:
- invalid
- dirty exclusive
- Each primary instruction cache line is in one of the following states:
- invalid
- valid

Cache Line Ownership

The processor is the owner of a cache line when it is in the dirty exclusive state and is responsible for the contents of that line. There can only be one owner for each cache line.

The ownership of a cache line is set and maintained through the rules described below.

- A processor assumes ownership of the cache line if the state of the primary cache line is dirty exclusive.
- A processor that owns a cache line is responsible for writing the cache line back to memory if the line is replaced during the execution of a Write-back or Write-back Invalidate cache instruction if the line is in a write-back page. The Cache instruction is explained in Appendix A.
- Memory always owns clean cache lines
- The processor gives up ownership of a cache line when the state of the cache line changes to invalid.

Therefore, based on these rules and that any valid data cache line is in the Dirty Exclusive state (under normal operating conditions), the processor is considered to be the owner of the cache line.

Cache Write Policy

The RV4700 processor manages its primary data cache by using either a write-back or a write-through policy on a per-page basis. In a write-back cache, the data is not written back to memory until the cache line is replaced. A write-through policy means the store data is written to the cache and to memory. The write of the data to memory may not occur at the same time as the write to cache due to the write buffer.

For a write-back entry, if the cache line is valid and has been modified (the *W* bit is set), the processor writes this cache line back to memory when the line is replaced, either in the course of satisfying a cache miss or during the execution of a Write-back or Write-back Invalidate CACHE instruction.

For a write-through entry, whenever a store hits in the cache line, the data is also written to memory via the write buffer. The store will not set or clear the *W* bit for a write-through cache line. This is to allow a different virtual address that maps to the same physical address and with a write-back policy to still set the *W* bit. For a miss to a write-through line, the action taken will be determined by the write-allocation policy. For a write-allocate entry, the cache line is first retrieved from memory and the store will then continue. A no write-allocate entry will just post the write to the system interface, via the write buffer, in the same manner as an uncached write.

When the processor writes a cache line back to memory, it does not ordinarily retain a copy of the cache line, and the state of the cache line is changed to invalid. However, there are exceptions. For example, the processor retains a copy of the cache line if a cache line is written back by the Hit Write-back cache instruction. If the W bit is set, the cache line is written back and the W bit is cleared. The processor signals this line retention during a write by setting **SysCmd(2)** to a 1, as described in Chapter 12.

Cache State Transition Diagrams

The following sections describe the cache state diagrams that illustrate the cache state transitions for the primary cache. Figure 11.6 shows the state diagram of the primary cache.

When an external agent supplies a cache line, it need not return the initial state of the cache line, for normal operations (see Chapter 12 for a definition of an external agent). This is because the only read request the RV4700 should issue are for non-coherent data and the lower three bits for the data identifier are reserved. The initial state will automatically be set to DE by the RV4700. Otherwise, the processor changes the state of the cache line during one of the following events:

- A store to a dirty exclusive line remains in a dirty exclusive state.
 - The state is changed to invalid for:
 - A Cache invalidate operation.
 - If the line is replaced




Figure 11.6 Primary Data Cache State Diagram

Cache Coherency Overview

Systems using more than one master must have a mechanism to maintain data consistency throughout the system. This mechanism is called a cache coherency protocol. The RV4700 does not provide any hardware cache coherency. Cache coherency must be handled with software.

Cache Coherency Attributes

Cache coherency attributes are necessary to ensure the consistency of data throughout the system.

Bits in the translation look-aside buffer (TLB) control coherency on a per-page basis. Specifically, the TLB contains 3 bits per entry that provide two possible coherency attribute types; they are listed below and described more fully in the following sections.

- uncached
- noncoherent (includes 3 attribute values)

Table 11.2 summarizes the behavior of the processor on load misses and store misses for each of the coherency attribute types listed above. The following sections describe in detail these coherency attribute types

Attribute Type	Load Miss	Store Miss
Uncached	Main memory read	Main memory write
Noncoherent	Noncoherent read	Noncoherent read (write-allocate page) Main memory write (no write-allocate page)

Uncached

Lines within an *uncached* page are never in a cache. When a page has the uncached coherency attribute, the processor issues a doubleword, partial-doubleword, word, or partial-word read or write request directly to main memory (bypassing the cache) for any load or store to a location within that page.

Noncoherent

Lines with a *noncoherent* attribute type can reside in a cache; a load miss causes the processor to issue a noncoherent block read request to a location within the cached page. For a store miss to a write-allocate page, the processor issues a noncoherent block read request to a location within the cached page and then does the write-through. If the page has the no write-allocate attribute, a store miss will generate a write to the memory as in the uncached case.

Cache Operation Modes

The RV4700 processor only supports the no-secondary-cache mode (only uncached and noncoherent coherency attributes are applicable) of R4x00 operation.

RV4700 Processor Synchronization Support

In a multiprocessor system, it is essential that two or more processors working on a common task execute without corrupting each other's subtasks. Synchronization, an operation that guarantees an orderly access to shared memory, must be implemented for a properly functioning multiprocessor system. Two of the more widely used methods are discussed in this section: test-and-set, and counter. Even though the RV4700 does not support symmetric multi-processing (SMP), these are useful for multi-master and heterogenous multi-processing.

Test-and-Set

Test-and-set uses a variable called the *semaphore*, which protects data from being simultaneously modified by more than one processor. In other words, a processor can lock out other processors from accessing shared data when the processor is in a *critical section*, a part of program in which no more than a fixed number of processors is allowed to execute. In the case of test-and-set, only one processor can enter the critical section. Figure 11.7 illustrates a test-and-set synchronization procedure that uses a semaphore; when the semaphore is set to 0, the shared data is unlocked, and when the semaphore is set to 1, the shared data is locked.




Figure 11.7 Synchronization with Test-and-Set

The processor begins by loading the semaphore and checking to see if it is unlocked (set to 0) in steps 1 and 2. If the semaphore is not 0, the processor loops back to step 1. If the semaphore is 0, indicating the shared data is not locked, the processor next tries to lock out any other access to the shared data (step 3). If not successful, the processor loops back to step 1, and reloads the semaphore.

If the processor is successful at setting the semaphore (step 4), it executes the critical section of code (step 5) and gains access to the shared data, completes its task, unlocks the semaphore (step 6), and continues processing.

Counter

Another common synchronization technique uses a *counter*. A *counter is* a designated memory location that can be incremented or decremented.

In the test-and-set method, only one processor at a time is permitted to enter the critical section. Using a counter, up to *N* processors are allowed to concurrently execute the critical section. All processors after the *N*th processor must wait until one of the *N* processors exits the critical section and a space becomes available.

The counter works by not allowing more than one processor to modify it at any given time. Conceptually, the counter can be viewed as a variable that counts the number of limited resources (for example, the number of processes, or software licenses, etc.). Figure 11.8 shows this process.




Figure 11.8 Synchronization Using a Counter

Load Linked (LL) and Store Conditional (SC)

The RV4700 instructions *Load Linked* (LL) and *Store Conditional* (SC) provide support for processor synchronization. These two instructions work very much like their simpler counterparts, load and store. The LL instruction, in addition to doing a simple load, has the side effect of setting a bit called the *link bit*. This link bit forms a breakable link between the LL instruction and the subsequent SC instruction. The SC performs a simple store if the link bit is set when the store executes. If the link bit is not set, then the store fails to execute. The success or failure of the SC is indicated in the target register of the store.

The link is broken upon completion of an ERET (return from exception) instruction.

The most important features of LL and SC are:

- They provide a mechanism for generating all of the common synchronization primitives including test-and-set, counters, sequencers, etc., with no additional overhead.
- When they operate, bus traffic is generated only if the state of the cache line changes; lock words stay in the cache until some other processor takes ownership of that cache line.

Examples Using LL and SC

Figure 11.9 shows how to implement test-and-set using LL and SC instructions.




Figure 11.9 Test-and-Set using LL and SC

Figure 11.10 shows synchronization using a counter.




Figure 11.10 Counter Using LL and SC



System Interface

Introduction

The System interface allows the processor to access external resources needed to satisfy cache misses and uncached operations, while permitting an external agent access to some of the processor internal resources.

This chapter describes the system interface from the point of view of both the processor and the external agent.

Terminology

The following terms are used in this chapter:

An *external agent* is any logic device connected to the processor, over the system interface, that allows the processor to issue requests.

A *system event* is an event that occurs within the processor and requires access to external system resources.

Sequence refers to the precise series of requests that a processor generates to service a system event.

Protocol refers to the cycle-by-cycle signal transitions that occur on the system interface pins to assert a processor or external request.

Syntax refers to the precise definition of bit patterns on encoded buses, such as the command bus.

System Interface Description

The RV4700 processor supports a 64-bit address/data interface that can construct a simple uniprocessor with main memory. The System interface consists of:

- 64-bit address and data bus, SysAD
- 8-bit SysAD check bus, SysADC (even parity only)
- 9-bit command bus, **SysCmd**
- six handshake signals:
 - RdRdy*, WrRdy*
 - ExtRqst*, Release*
 - ValidIn*, ValidOut*

The processor uses the system interface to access external resources in order to service processor requests such as cache misses, cache line write-backs, write-through stores and uncached operations.

Interface Buses

Figure 12.1 shows the primary communication paths for the system interface: a 64-bit address and data bus, **SysAD(63:0)**, and a 9-bit command bus, **SysCmd(8:0)**. These **SysAD** and the **SysCmd** buses are bidirectional; that is, they are driven by the processor to issue a processor request, and by the external agent to issue an external request (see "Processor and External Request Protocols" on page 12-14 for more information).

A request through the system interface consists of:

- an address
- a System interface command that specifies the precise nature of the request
- a series of data elements if the request is for a write or read response.




Figure 12.1 System Interface Buses

Address and Data Cycles

Cycles in which the **SysAD** bus contains a valid address are called *address cycles*. Cycles in which the **SysAD** bus contains valid data are called *data cycles*. Validity is determined by the state of the **ValidIn**^{*} and **ValidOut**^{*} signals (described in "Interface Buses" on page 12-2).

The **SysCmd** bus identifies the contents of the **SysAD** bus during any cycle in which it is valid. The most significant bit of the **SysCmd** bus is always used to indicate whether the current cycle is an address cycle or a data cycle.

- During address cycles [SysCmd(8) = 0], the remainder of the SysCmd bus, SysCmd(7:0), contains a System interface command (the encoding of system interface commands is detailed in "System Interface Commands and Data Identifiers" on page 12-32).
- During data cycles [**SysCmd(8)** = 1], the remainder of the **SysCmd** bus, **SysCmd(7:0)**, contains a *data identifier* (the encoding of data identifiers is detailed later in this chapter).

Issue Cycles

There are two types of processor issue cycles:

- processor read request issue cycles
- processor write request issue cycles.

The processor samples the signal **RdRdy**^{*} to determine the *issue cycle* for a processor read request; the processor samples the signal **WrRdy**^{*} to determine the *issue cycle* of a processor write request.

As shown in Figure 12.2, **RdRdy*** must be asserted for one clock cycle, two cycles prior to the address cycle of the processor read request to define the address cycle as the issue cycle (cycle 5 in Figure 12.2). **RdRdy*** does not need to be asserted during the issue cycle.




Figure 12.2 State of RdRdy* Signal for Read Requests

As shown in Figure 12.3, **WrRdy**^{*} must be asserted for one clock cycle, two cycles prior to the first address cycle of the processor write request to define the address cycle as the issue cycle (cycle 5 in Figure 12.3). **WrRdy**^{*} does not need to be asserted during the issue cycle.




Figure 12.3 State of WrRdy* Signal for Write Requests

The processor repeats the address cycle for the request until the conditions for a valid issue cycle are met. After the issue cycle, if the processor request requires data to be sent, the data transmission begins. There is only one issue cycle for any processor request.

The processor accepts external requests, even while attempting to issue a processor request, by releasing the system interface to slave state in response to an assertion of **ExtRqst*** by the external agent. Note that the rules governing the issue cycle of a processor request are strictly applied to determine the action the processor takes. The processor either:

- completes the issuance of the processor request in its entirety before the external request is accepted, or
- releases the system interface to slave state without completing the issuance of the processor request.

In the latter case, the processor issues the processor request (provided the processor request is still necessary) after the external request is complete. The rules governing an issue cycle again apply to the processor request.

Handshake Signals

The processor manages the flow of requests through the following six control signals:

- **RdRdy***, **WrRdy*** are used by the external agent to indicate when it can accept a new read (**RdRdy***) or write (**WrRdy***) transaction.
- ExtRqst^{*}, Release^{*} are used to transfer control of the SysAD and SysCmd buses. ExtRqst^{*} is used by an external agent to indicate a need to control the interface. Release^{*} is asserted by the processor when it transfers the mastership of the system interface to the external agent.
- The RV4700 processor uses ValidOut* and the external agent uses ValidIn* to indicate valid command/data on the SysCmd/SysAD buses.

System Interface Protocols

Figure 12.4 shows the system interface operates from register to register. That is, processor outputs come directly from output registers and begin to change with the rising edge of **SClock.**¹

Processor inputs are fed directly to input registers that latch these input signals with the rising edge of **SClock**. This allows the system interface to run at the highest possible clock frequency.




Figure 12.4 System Interface Register-to-Register Operation

^{1.} **SClock** is an internal clock used by the processor to sample data at the system interface and to clock data into the processor system interface output registers; see Chapter 10 for more details.

Master and Slave States

When the RV4700 processor is driving the **SysAD** and **SysCmd** buses, the system interface is in *master state*. When the external agent is driving the **SysAD** and **SysCmd** buses, the system interface is in *slave state*.

In master state, the processor drives the **SysAD** and **SysCmd** buses and will assert the signal **ValidOut**^{*} whenever these buses are valid.

In slave state, the external agent drives the **SysAD** and **SysCmd** buses and asserts the signal **ValidIn**^{*} whenever these buses are valid.

Moving from Master to Slave State

The system interface remains in master state unless one of the following occurs:

- The external agent requests and is granted the system interface (external arbitration).
- The processor issues a read request and performs an uncompelled change to slave state.

External Arbitration

The system interface must be in slave state for the external agent to issue an external request through the system interface. The transition from master state to slave state is arbitrated by the processor using the system interface handshake signals **ExtRqst**^{*} and **Release**^{*}. This transition is described by the following procedure:

1. An external agent signals that it wishes to issue an external request by asserting **ExtRqst***.

2. When the processor is ready to accept an external request, it releases the system interface from master to slave state by asserting **Release*** for one cycle.

3. The system interface returns to master state as soon as the issue of the external request is complete.

This process is described in "External Arbitration Protocol" on page 12-24.

Uncompelled Change to Slave State

An *uncompelled* change to slave state is the transition of the system interface from master state to slave state, initiated by the processor when a processor read request is pending. **Release**^{*} is asserted automatically after a read request. An uncompelled change to slave state occurs during the issue cycle of a read request.

After an uncompelled change to slave state, the processor returns to master state at the end of the next external request. This can be a read response, or some other type of external request.

An external agent must note that the processor has performed an uncompelled change to slave state and begin driving the **SysAD** bus along with the **SysCmd** bus. As long as the system interface is in slave state, the external agent can begin a single external request without arbitrating for the system interface; that is, without asserting **ExtRqst***.

After the external request, the system interface returns to master state.

Whenever a processor read request is pending, after the issue of a read request, the processor automatically switches the system interface to slave state, even though the external agent is not arbitrating to issue an external request. This transition to slave state allows the external agent to quickly return read response data.

Processor and External Requests

There are two broad categories of requests: *processor requests* and *external requests*. These two categories are described in this section.

When a system event occurs, the processor issues either a single request or a series of requests—called *processor requests*—through the system interface, to access an external resource and service the event. For this to work, the processor system interface must be connected to an external agent that is compatible with the system interface protocol, and can coordinate access to system resources.

An external agent requesting access to a processor status register generates an *external request*. This access request passes through the system interface. System events and request cycles are shown in Figure 12.5.




Figure 12.5 Requests and System Events

Rules for Processor Requests

The following rules apply to processor requests.

• After issuing a processor read request, the processor cannot issue a subsequent read request until it has received a read response.

• After the processor has issued a write request in R4x00 compatible write mode (set at boot time), the processor cannot issue a subsequent request until at least four cycles after the issue cycle of the write request. This means back-to-back write requests with a single data cycle are separated by two unused system cycles, as shown in Figure 12.6.

• After the processor has issued a write request in either of the two new write modes, write reissue and pipelined writes, the processor can issue a subsequent write immediately provided the WrRdy* requirement is meet. This is discussed in more detail later in this chapter.

SCycle	
SClock	
SysAD Bus	Cycles 1 2 3 4 X X Addr Data X Addr Data Write #1 Write #2 Write #2 Write #2
WrRdy*	

Figure 12.6 Back-to-Back Write Cycle Timing (R4000 compatible mode)

Processor Requests

A processor request is a request or a series of requests, through the system interface, to access some external resource. As shown in Figure 12.7, processor requests include only reads and writes.




Figure 12.7 Processor Requests

Read request asks for a block, doubleword, partial doubleword, word, or partial word of data either from main memory or from another system resource.

Write request provides a block, doubleword, partial doubleword, word, or partial word of data to be written either to main memory or to another system resource.

Processor requests are managed by the processor in the equivalent of the R4000/R4400 *no-secondary-cache mode*.

In no-secondary-cache mode, the processor issues requests in a strict sequential fashion; that is, the processor is only allowed to have one request pending at any time. For example, the processor issues a read request and waits for a read response before issuing any subsequent requests. The processor submits a write request only if there are no read requests pending.

The processor has the input signals **RdRdy**^{*} and **WrRdy**^{*} to allow an external agent to manage the flow of processor requests. **RdRdy**^{*} controls the flow of processor read requests, while **WrRdy**^{*} controls the flow of processor write requests.

The processor request cycle sequence is shown in Figure 12.8.




Figure 12.8 Processor Request

Processor Read Request

When a processor issues a read request, the external agent must access the specified resource and return the requested data. (Processor read requests are described in this section; external read requests are described in "External Requests" on page 12-9.)

A processor read request can be split from the external agent's return of the requested data; in other words, the external agent can initiate an unrelated external request before it returns the response data for a processor read. A processor read request is completed after the last word of response data has been received from the external agent.

Note that the data identifier (see "System Interface Commands and Data Identifiers" on page 12-32) associated with the response data can signal that the returned data is erroneous, causing the processor to take a bus error.

Processor read requests that have been issued, but for which data has not yet been returned, are said to be *pending*. A read remains pending until the requested read data is returned.

In no-secondary-cache mode, the external agent must be capable of accepting a processor read request any time the following two conditions are met:

- There is no processor read request pending.
- The signal **RdRdy*** has been asserted for one clock cycle, two cycles before the issue cycle.

Processor Write Request

When a processor issues a write request, the specified resource is accessed and the data is written to it. (Processor write requests are described in this section; external write requests are described in "External Requests" on page 12-9.)

A processor write request is complete after the last word of data has been transmitted to the external agent.

In no-secondary-cache mode, the external agent must be capable of accepting a processor write request any time the following two conditions are met:

- No processor read request is pending.
- The signal **WrRdy*** has been asserted for one clock cycle, two cycles before the issue cycle.

The RV4700 has added two new modes to enhance the throughput of non-block writes. These modes allow for 2 cycle throughput on back-toback non-block writes. The actual protocol is discussed in the write protocol section of this chapter. The external agent must be capable of accepting a processor write request in these modes under the same conditions as for the R4x00 compatibility mode (except as explained in the protocol section.

External Requests

External requests include read, write and null requests, as shown in Figure 12.9. This section also includes a description of read response, a special case of an external request.




Figure 12.9 External Requests

Read request asks for a word of data from the processor's internal resource.

Write request provides a word of data to be written to the processor's internal resource.

Null request requires no action by the processor; it provides a mechanism for the external agent to return control of the system interface to the master state without affecting the processor.

The processor controls the flow of external requests through the arbitration signals **ExtRqst**^{*} and **Release**^{*}, as shown in Figure 12.10. The external agent must acquire mastership of the system interface before it is allowed to issue an external request; the external agent arbitrates for mastership of the system interface by asserting **ExtRqst**^{*} and then waiting for the processor to assert **Release**^{*} for one cycle.




Figure 12.10 External Request

Mastership of the system interface always returns to the processor after an external request is issued. The processor does not accept a subsequent external request until it has completed the current request.

If there are no processor requests pending, the processor decides, based on its internal state, whether to accept the external request, or to issue a new processor request. The processor can issue a new processor request even if the external agent is requesting access to the system interface.

The external agent asserts **ExtRqst**^{*} indicating that it wishes to begin an external request. The external agent then waits for the processor to signal that it is ready to accept this request by asserting **Release**^{*}. The processor signals that it is ready to accept an external request based on the criteria listed below.

- The processor completes any processor request that is in progress.
- While waiting for the assertion of **RdRdy*** to issue a processor read request, the processor can accept an external request if the request is delivered to the processor one or more cycles before **RdRdy*** is asserted.
- While waiting for the assertion of **WrRdy*** to issue a processor write request, the processor can accept an external request provided the request is delivered to the processor one or more cycles before **WrRdy*** is asserted.
- If waiting for the response to a read request after the processor has made an uncompelled change to a slave state, the external agent can issue an external request before providing the read response data.

External Read Request

In contrast to a processor read request, data is returned directly in response to an external read request; no other requests can be issued until the processor returns the requested data. An external read request is complete after the processor returns the requested word of data.

The data identifier (see "System Interface Commands and Data Identifiers" on page 12-32) associated with the response data can signal that the returned data is erroneous, causing the processor to take a bus error.

Note: The RV4700 does not contain any resources that are readable by an external read request; in response to an external read request the processor returns undefined data and a data identifier with its *Erroneous Data* bit, **SysCmd(5)**, set.

External Write Request

When an external agent issues a write request, the specified resource is accessed and the data is written to it. An external write request is complete after the word of data has been transmitted to the processor.

The only processor resource available to an external write request is the IP field of the Cause register.

Read Response

A *read response* returns data in response to a processor read request, as shown in Figure 12.11. While a read response is technically an external request, it has one characteristic that differentiates it from all other external requests—it does not perform system interface arbitration. For this reason, read responses are handled separately from all other external requests, and are simply called read responses. When a read response comes back with bad parity for the first datum, a cache error exception results.




Figure 12.11 Read Response

Handling Requests

This section details the *sequence*, *protocol*, and *syntax* (see "Terminology" on page 12-1 for definitions of these terms) of both processor and external requests. The following system events are discussed:

- load miss (no-secondary-cache mode)
- store miss (no-secondary-cache mode)
- store hit
- uncached loads/stores
- CACHE operations
- load linked store conditional.

Load Miss

When a processor load misses in the primary cache, before the processor can proceed it must obtain the cache line that contains the data element to be loaded from the external agent.

If the new cache line replaces a current cache line with a W bit set, the current cache line must be written back.

The processor examines the coherency attribute (cache coherency attributes are described in Chapter 11) in the TLB entry for the page that contains the requested cache line, and executes the following request:

• The coherency attribute is *noncoherent*, the processor issues a noncoherent read request.

Table 12.1 shows the actions taken on a load miss to primary cache.

Page Attribute		State of Data Cache Line Being Replaced		
		Clean/Invalid	Dirty (W=1)	
Noncoherent		NCR	NCR/W	
NCR NCR/W	Processor noncoherent block read request Processor noncoherent block read request followed by processor block write request			

Table 12.1 Load Miss to Primary Cache

No-Secondary-Cache Mode — Load Miss

In no-secondary-cache mode, if the cache line must be written back on a load miss, the read request is issued and completed before the write request is handled. The processor takes the following steps:

1. The processor issues a noncoherent read request for the cache line that contains the data element to be loaded.

2. The processor then waits for an external agent to provide the read response.

 $\hat{3}$. The processor will restart the pipeline after the first doubleword (the data that missed is fetched first). The rest of the data cache line will be placed into the cache in parallel.

If the current cache line must be written back, the processor issues a write request to save the dirty cache line in memory.

Store Miss

When a processor store misses in the primary cache, the processor may request, from the external agent, the cache line that contains the target location of the store for pages that are either write-back or write-through with write-allocate only. The processor examines the coherency attribute in the TLB entry for the page (TLB page coherency attributes are listed in Chapter 4) that contains the requested cache line to see if the line is write-allocate or no-write-allocate.

The processor then executes one of the following requests:

- If the coherency attribute is noncoherent, write-back or noncoherent, write-through with write-allocate, a noncoherent block read request is issued.
- If the coherency attribute is noncoherent, write-through with no write-allocate, the processor issues a non-block write request.

Table 12.1 shows the actions taken on a store miss to the primary cache.

Page Attribute	State of Data Cache Line Being Replaced		
	Clean/Invalid	Dirty (W=1)	
Noncoherent, write-back or Noncoherent, write-through with write-allocate	NCR	NCR/W	
Noncoherent, write-through with no write-allocate	NCW	NA	
NCR/W Processor noncoherent l block write request	Processor noncoherent block read request Processor noncoherent block read request followed by processor block write request Processor noncoherent write request		

 Table 12.2
 Store Miss to Primary Cache

No-Secondary-Cache Mode — Store Miss

If the coherency attribute is write-back or write-through with write-allocate, the processor issues a read request for the cache line that contains the data element to be loaded, then awaits the external agent to provide read data in response to the read request. Then, if the current cache line must be written back, the processor issues a write request for the current cache line. For a write-through, no write-allocate store miss, the processor issues a write request only. In no-secondary-cache mode, if the new cache line replaces a current cache line whose *Write back* (*W*) bit is set, the current cache line moves to an internal write buffer before the new cache line is loaded in the primary cache.

Store Hit

This section describes store hits in no-secondary-cache mode for both write-back and write-through lines.

No-Secondary-Cache Mode — Store Hit

In no-secondary-cache mode, the action on the system interface will be determined by whether the line is write-back or write-through. All lines that use a write-back policy are set to the dirty exclusive cache state and there is no bus transactions generated. For lines with a write-through policy, the store will also generate a processor write request for the store data.

Uncached Loads or Stores

When the processor performs an uncached load, it issues a noncoherent word read request (the actual access can be for a doubleword, word, partial word or byte, but the request is called a word read request to differentiate it from the block read request). When the processor performs an uncached store, it issues a doubleword, partial doubleword, word, or partial word write request.

The CPU expects valid parity and data in the full SysAD bus (all 64 bits), even if it is looking for less than a double word. Even if you do not want to return the full double word, you still must tell it not to check the parity if you are not using all 64 bits. In other words, either return 64 bits with parity, or tell it not to check parity.

All writes by the processor will be buffered from the system interface by the 4-deep write buffer. The write requests are sent to the system interface when there are no other requests in progress. If the write buffer contains any entries when a block request is needed, the write buffer is first flushed before any read request will occur (cache miss or uncached load).

Both a data cache miss and an uncached data load will flush the write buffer.

CACHE Operations

The processor provides a variety of CACHE operations to maintain the state and contents of the primary cache. During the execution of the CACHE operation instructions, the processor can issue write requests.

Load Linked/Store Conditional Operation

Generally, the execution of a Load Linked/Store Conditional instruction sequence is not visible at the system interface; that is, no special requests are generated due to the execution of this instruction sequence.

There is, however, one situation in which the execution of a Load Linked/Store Conditional instruction sequence is visible, as indicated by the *link address retained* bit during a processor read request, as programmed by the **SysCmd(2)** bit. This situation occurs when the data location targeted by a Load-Linked-Store-Conditional instruction sequence maps to the same cache line to which the instruction area containing the Load Linked/Store Conditional code sequence is mapped. In this case, immediately after executing the Load Linked instruction, the cache line that contains the link location is replaced by the instruction line containing the code. The link address is kept in a register separate from the cache, and remains active as long as the *link* bit, set by the Load Linked instruction, is set.

The *link* bit, which is set by the load linked instruction, is cleared by a change of cache state for the line containing the link address, or by a Return From Exception.

For more information, refer to Chapter 11, or see the specific Load Linked and Store Conditional instructions described in Appendix A.

Processor and External Request Protocols

The following sections contain a cycle-by-cycle description of the bus arbitration protocols for each type of processor and external request. Table 12.3 lists the abbreviations and definitions for each of the buses that are used in the timing diagrams that follow.

Scope	Abbreviation	Meaning
Global	Unsd	Unused
SysAD bus	Addr	Physical address
	Data <n></n>	Data element number n of a block of data
SysCmd bus	Cmd An unspecified system interface command	
	Read	A processor or external read request command
	Write	A processor or external write request command
	SINull	A system interface release external null request command
	NData	A noncoherent data identifier for a data element other than the last data element
	NEOD	A noncoherent data identifier for the last data element

Table 12.3 System Interface Requests

Processor Request Protocols

Processor request protocols described in this section include:

- read
- write

Note: In the timing diagrams, the two closely spaced, wavy vertical lines (see SCycle 2 in Figure 12.20 on page 12-24) indicate one or more identical cycles.

Processor Read Request Protocol Steps

The following sequence describes the protocol for a processor read request (the numbered steps below correspond to the numbers in Figure 12.12 on page 12-16).

1. **RdRdy**^{*} is asserted low, indicating the external agent is ready to accept a read request.

2. With the system interface in master state, a processor read request is issued by driving a read command on the **SysCmd** bus and a read address on the **SysAD** bus.

3. At the same time, the processor asserts **ValidOut**^{*} for one cycle, indicating valid data is present on the **SysCmd** and the **SysAD** buses.

Note: Only one processor read request can be pending at a time.

4. The processor makes an uncompelled change to slave state at the issue cycle of the read request by asserting the **Release**^{*} signal for one cycle.

Note: The external agent must not assert the signal **ExtRqst*** for the purposes of returning a read response, but rather must wait for the uncompelled change to slave state. The signal **ExtRqst*** can be asserted before or during a read response to perform an external request other than a read response.

5. The processor releases the **SysCmd** and the **SysAD** buses one SCycle after the assertion of **Release***.

6. The external agent drives the **SysCmd** and the **SysAD** buses within two cycles after the assertion of **Release**^{*}.

Once in slave state (starting at cycle 5 in Figure 12.12), the external agent can return the requested data through a read response. The read response can return the requested data or, if the requested data could not be successfully retrieved, an indication that the returned data is erroneous. If the returned data is erroneous, the processor takes a bus error exception.

Note: The RV4700 only check the error bit for the first doubleword of read response data, all other error bits are ignored.

Figure 12.12 illustrates a processor read request, coupled with an uncompelled change to slave state.

Note: Timings for the **SysADC** and **SysCmdP** buses are the same as those of the **SysAD** and **SysCmd** buses, respectively.

SCycle	Master Image: Slave Image: Slave <thimage: slave<="" th=""> Image: Slave</thimage:>
SClock	
SysAD Bus	Addr)
SysCmd Bus	Read
ValidOut*	
ValidIn*	
RdRdy*	
WrRdy*	
Release*	
	I/

Figure 12.12 Processor Read Request Protocol

The assertion of **Release**^{*} indicates either an uncompelled change to slave state, or a response to the assertion of **ExtRqst**^{*}, whereupon the processor accepts either a read response, or any other external request. If any external request other than a read response is issued, the processor performs another uncompelled change to slave state after processing the external request.

The actual read response, where the external agent returns the requested data, is shown later in this chapter.

External Instruction Read Response Time

The RV4700 accesses the external bus due to instruction cache miss or an uncached reference. The length of time for an external read is based on the overhead at the beginning and end of the read along with the time to drive the address and get the response data.

Instruction Read Latency Steps for System Clock

The read latency for a system clock in the divide-by-two mode is as follows:

1. The startup overhead is one to two pipeline cycles (PCycle) for the CPU to transfer the address to the pads to be output. The second PCycle is needed if the miss is detected on a PCycle not aligned with the rising edge of SClock.

2. The CPU drives the address on the SysAD bus for two PCycles.

3. The CPU tri-states the SysAD bus for two PCycles.

4. The CPU waits for the main memory to return the data. This is expressed as $n \ge 2$ PCycles.

5. The first double word is driven in the SysAD from the main memory for two PCycles.

6. The remaining three double words of instruction are driven on SysAD for 3*2 PCycles.

Notes on the Instruction Read Latency Steps:

a.For instruction misses the pipeline starts after all the instructions are returned.

b.*n* is the total number of idle cycles (even between double word instruction). For zero wait-state systems, n = 0.

Example of Instruction Block Read With Zero Wait-State

The following example shows an instruction block read with a zero wait-state:

StepDescriptionPCycles

- 1. CPU overhead for cache miss detection:1-2
- 2. Address driven on SysAD bus:2
- 3. SysAD bus tri-stated:2
- 4. Memory latency to return the data:0*2
- 5. First double word driven on SysAD bus:2

6. Remaining three instructions returned:2*3=6

Total PCycles:13-14

External Data Read Response Time

The RV4700 accesses the external bus due to data cache miss or an uncached reference. The length of time for an external read is based on the overhead at the beginning and end of the read along with the time to drive the address and get the response data.

Data Read Latency Steps for System Clock

The read latency for a system clock in the divide-by-two mode is as follows:

1. The startup overhead is one to two pipeline cycles (PCycle) for the CPU to generate the parity for the address to be output. The second PCycle is needed if the miss is detected or a PCycle not aligned with the rising edge of SClock.

2. The CPU drives the address on the SysAD bus for two PCycles.

3. The CPU tri-states the SysAD bus for two PCycles.

4. The CPU waits for the main memory to return the data. This is expressed as $n \ge 2$ PCycles where n is the number of SClock cycles for the first data to be returned in a block read, or the latency for the single read. For zero wait-state memory system n should be zero.

5. The first double word is driven in the SysAD from the main memory for two PCycles.

6. The end of the overhead is two PCycles: one to transfer the data from the pads and generate the parity, and one to write to the register (or cache, if it is cacheable data).

Notes on the Data Read Latency Steps:

- a. If *n*=0 and the line being replaced is dirty, the CPU takes one to two additional PCycles of overhead to move the dirty data into the write buffer.
- b. The additional latency for returning the remaining three data elements should be added in a similar fashion.
- c. If cache line needs to be written back the read request is posted first, then the write is completed.

Example of Data Single Read With Zero Wait-State

The following example shows a data block read with a zero wait-state: StepDescriptionPCycles

- 1. CPU overhead for cache miss detection:1-2
- 2. Address driven on SysAD bus:2
- 3. SysAD bus tri-stated:2
- 4. Memory latency to return the data:0*2
- 5. First double word driven on SysAD bus:2
- 6. CPU overhead to write the data cache,
- do the fixup, and then restart:2

Total PCycles:9-10

External Cycles for Read Latency

The external cycles to get the response data will look similar to Figure 12.13. For a larger "divide by" it will take longer to get the response data.

PClk	
SClock	
SysAD Bus	Addr Data

Figure 12.13 Uncached Read—External Cycles

The same operation is shown in greater detail in Figure 12.14. These figures assume the following:

1. Data is returned immediately after the Release* is asserted, and after the bus turn-around cycle (when the CPU tri-states the bus to allow the external agent to drive it).

2. The data meets the setup and hold requirements for the rising edge of the SClock that is identified in the preceding and following figures with an asterisk.

	Master Slave Master Master
SCycle	
SClock	
SysAD Bus	(Data0)(
SysCmd Bus	
ValidOut*	
ValidIn*	
ExtRqst*	
Release*	
RdRdy*	

Figure 12.14 Processor Read Cycle

Processor Write Request Protocol

Processor write requests are issued using one of two protocols.

- Doubleword, partial doubleword, word, or partial word writes use a word¹ write request protocol.
- Block writes use a block write request protocol.

Processor word write requests are issued with the system interface in master state, as described in the following steps. Figure 12.15 shows a processor noncoherent word write request cycle.

1. A processor single word write request is issued by driving a write command on the **SysCmd** bus and a write address on the **SysAD** bus.

2. The processor asserts ValidOut*.

3. The processor drives a data identifier on the **SysCmd** bus and data on the **SysAD** bus.

4. The data identifier associated with the data cycle must contain a last data cycle indication. At the end of the cycle, **ValidOut**^{*} is deasserted.

Note: Timings for the **SysADC** and **SysCmdP** buses are the same as those of the **SysAD** and **SysCmd** buses, respectively.

^{1.} Called *word* to distinguish it from *block* request protocol. Data transferred can actually be doubleword, partial doubleword, word, or partial word.

	A Master
SCycle	1 2 3 4 5 6 7 8 9 10 11 12
SClock	
SysAD Bus	Addr Data0
SysCmd Bus	Write NEOD
ValidOut*	
ValidIn*	3
RdRdy*	
WrRdy*	
Release*	

Figure 12.15 Processor Noncoherent Word Write Request Protocol

The RV4700 interface requires that WrRdy^{*} be asserted two system cycles prior to the issue of a write, for one clock cycle. An external agent that deasserts WrRdy^{*} immediately upon receiving the write that fills its buffer will stop a subsequent write for four system cycles in R4000 nonblock write compatible mode. This leaves two null system cycles after a write address/data pair to give the external agent time to stop the next write. This is illustrated in Figure 12.6 on page 12-7.

An Address/data pair every four system cycles is not sufficiently high performance for all applications. For this reason, the RV4700 provides two new protocol options that modify the R4000 back-to-back write protocol to allow an address/data pair every two system cycles. The first protocol, called write re-issue, allows WrRdy* to be deasserted during the address cycle and forces a write to be re-issued. The second, called pipelined writes, leaves the sample point of WrRdy* unchanged and requires that the external agent accept one more write than the R4000 protocol.

The write re-issue protocol is shown in Figure 12.16. Writes issue when WrRdy* is asserted both two cycles prior to the address cycle and during the address cycle.

SCycle		Issue	No Issue	No No Issue Issue	No Issue Issue	
SClock						
SysAD Bus		Addr0 Data	Addr1 Addr1	a1 X Addr1	Dat	a1 X
SysCmd Bus		Write NEO	D) Write NEC	DD Write	XNE (OD
WrRdy*						

Figure 12.16 Write re-issue

The pipelined write protocol is shown in Figure 12.17. This protocol maintains the R4000 write issue rule (issue if WrRdy* asserted two cycles prior to the address cycle, for one clock cycle), but simply eliminates the two null cycles between writes. The external agent is then required to accept one more write after it deasserts WrRdy*.




Figure 12.17 Pipelined Writes

All three write protocols apply for both single write and block writes. This means that in pipeline write, for example, a single write can be followed immediately by a block write that the external agent must accept.

Processor block write requests are issued with the system interface in master state, as described below; a processor noncoherent block request for eight words of data is illustrated in Figure 12.18 on page 12-22.

1. The processor issues a write command on the **SysCmd** bus and a write address on the **SysAD** bus

2. The processor asserts ValidOut*.

3. The processor drives a data identifier on the **SysCmd** bus and data on the **SysAD** bus.

4. The processor asserts **ValidOut**^{*} for a number of cycles sufficient to transmit the block of data.

5. The data identifier associated with the last data cycle must contain a last data cycle indication.

Figure 12.18 illustrate a processor noncoherent block request for eight words of data with a data pattern of DDDD.




Figure 12.18 Processor Noncoherent Block Write Request Protocol

Processor Request and Flow Control

The external agent uses **RdRdy**^{*} to control the flow of processor read requests. Figure 12.19 on page 12-23 illustrates this flow control, as described in the steps below.

1. The processor samples the signal **RdRdy*** to determine if the external agent is capable of accepting a read request.

2. The signal **WrRdy**^{*} controls the flow of a processor write request.

3. The processor does not complete the issue of a read request, until it issues an address cycle in response to the request for which the signal **RdRdy*** was asserted two cycles earlier.

4. The processor does not complete the issue of a write request until it issues an address cycle in response to the write request for which the signal **WrRdy*** was asserted two cycles earlier.

Figure 12.19 illustrates two processor write requests in which the issue of the second is delayed for the assertion of **WrRdy***.

Note: Timings for the **SysADC** and **SysCmdP** buses are the same as those of the **SysAD** and **SysCmd** buses, respectively.




Figure 12.19 Two Processor Write Requests, Second Write Delayed for the Assertion of WrRdy*

External Request Protocols

External requests can only be issued with the system interface in slave state. An external agent asserts **ExtRqst*** to arbitrate (see "External Arbitration Protocol" on page 12-24) for the system interface, then waits for the processor to release the system interface to slave state by asserting **Release*** before the external agent issues an external request. If the system interface is already in slave state—that is, the processor has previously performed an uncompelled change to slave state—the external agent can begin an external request immediately.

After issuing an external request, the external agent must return the system interface to master state. If the external agent does not have any additional external requests to perform, **ExtRqst*** must be deasserted two cycles after the cycle in which **Release*** was asserted. For a string of external requests, the **ExtRqst*** signal is asserted until the last request cycle, whereupon it is deasserted two cycles after the cycle in which **Release*** was asserted. Release* was asserted.

The processor continues to handle external requests as long as **ExtRqst**^{*} is asserted; however, the processor cannot release the system interface to slave state for a subsequent external request until it has completed the current request. As long as **ExtRqst**^{*} is asserted, the string of external requests is not interrupted by a processor request.

This section describes the following external request protocols:

- read
- null
- write
- read response

External Arbitration Protocol

System interface arbitration uses the signals **ExtRqst**^{*} and **Release**^{*} as described above. Figure 12.20 is a timing diagram of the arbitration protocol, in which slave and master states are shown.

The arbitration cycle consists of the following steps:

1. The external agent asserts **ExtRqst**^{*} when it wishes to submit an external request.

2. The processor waits until it is ready to handle an external request, whereupon it asserts **Release**^{*} for one cycle.

3. The processor sets the **SysAD** and **SysCmd** buses to tri-state.

4. The external agent must begin driving the **SysAD** bus and the **SysCmd** bus two cycles after the assertion of **Release***.

5. The external agent deasserts **ExtRqst**^{*} two cycles after the assertion of **Release**^{*}, unless the external agent wishes to perform an additional external request.

6. The external agent sets the **SysAD** and the **SysCmd** buses to tri-state at the completion of an external request.

The processor can start issuing a processor request one cycle after the external agent sets the bus to tri-state.

Note: Timings for the **SysADC** and **SysCmdP** buses are the same as those of the **SysAD** and **SysCmd** buses, respectively.




Figure 12.20 Arbitration Protocol for External Requests

External Read Request Protocol

External reads are requests for a word of data from a processor internal resource, such as a register. External read requests cannot be split; that is, no other request can occur between the external read request and its read response.

Figure 12.21 shows a timing diagram of an external read request, which consists of the following steps:

1. An external agent asserts ${\bf ExtRqst}^{*}$ to arbitrate for the system interface.

2. The processor releases the system interface to slave state by asserting **Release**^{*} for one cycle and then deasserting **Release**^{*}.

3. After **Release**^{*} is deasserted, the **SysAD** and **SysCmd** buses are set to a tri-state for one cycle.

4. The external agent drives a read request command on the **SysCmd** bus and a read request address on the **SysAD** bus and asserts **ValidIn*** for one cycle.

5. After the address and command are sent, the external agent releases the **SysCmd** and **SysAD** buses by setting them to tri-state and allowing the processor to drive them. The processor, having accessed the data that is the target of the read, returns this data to the external agent. The processor accomplishes this by driving a data identifier on the **SysCmd** bus, the response data on the **SysAD** bus, and asserting **ValidOut*** for one cycle. The data identifier indicates that this is last-data-cycle response data.

6. The system interface is in master state. The processor continues driving the **SysCmd** and **SysAD** buses after the read response is returned.

Note: Timings for the **SysADC** and **SysCmdP** buses are the same as those of the **SysAD** and **SysCmd** buses, respectively.

External read requests are only allowed to read a word of data from the processor. The processor response to external read requests for any data element other than a word is undefined.




Figure 12.21 External Read Request, System Interface in Master State

External Null Request Protocol

The RV4700 only supports one external null request. A *system interface release external null request* returns the system interface to master state from slave state without otherwise affecting the processor.

External null requests require no action from the processor other than to return the system interface to master state.

Figure 12.22 show timing diagram of the external null request cycle, which consist of the following steps:

1. The external agent asserts $\mathbf{ExtRqst}^*$ to arbitrate for the system interface.

2. The processor releases the system interface to slave state by asserting **Release***.

3. The external agent drives a system interface release external null request command on the **SysCmd** bus, and asserts **ValidIn*** for one cycle to return the system interface back to master state.

4. The **SysAD** bus is unused (does not contain valid data) during the address cycle associated with an external null request.

5. After the address cycle is issued, the null request is complete.

For a *system interface release external null request*, the external agent releases the **SysCmd** and **SysAD** buses, and expects the system interface to return to master state.




Figure 12.22 System Interface Release External Null Request

External Write Request Protocol

External write requests use a protocol identical to the processor single word write protocol except the **ValidIn**^{*} signal is asserted instead of **ValidOut**^{*}. Figure 12.23 on page 12-27 shows a timing diagram of an external write request, which consists of the following steps:

1. The external agent asserts **ExtRqst**^{*} to arbitrate for the system interface.

2. The processor releases the system interface to slave state by asserting **Release***.

3. The external agent drives a write command on the **SysCmd** bus, a write address on the **SysAD** bus, and asserts **ValidIn***.

4. The external agent drives a data identifier on the **SysCmd** bus, data on the **SysAD** bus, and asserts **ValidIn***.

5. The data identifier associated with the data cycle must contain a coherent or noncoherent last data cycle indication.

6. After the data cycle is issued, the write request is complete and the external agent sets the **SysCmd** and **SysAD** buses to a tri-state, allowing the system interface to return to master state. Timings for the **SysADC** and **SysCmdP** buses are the same as those of the **SysAD** and **SysCmd** buses, respectively.

External write requests are only allowed to write a word of data to the processor. Processor behavior in response to an external write request for any data element other than a word is undefined.




Figure 12.23 External Write Request, with System Interface initially Master State

Read Response Protocol

An external agent must return data to the processor in response to a processor read request by using a read response protocol. A read response protocol consists of the following steps:

1. The external agent waits for the processor to perform an uncompelled change to slave state.

2. The external agent returns the data through a single data cycle or a series of data cycles.

3. After the last data cycle is issued, the read response is complete and the external agent sets the **SysCmd** and **SysAD** buses to a tri-state.

4. The system interface returns to master state.

Note: The processor always performs an uncompelled change to slave state in the same cycle that it issues a read request.

5. The data identifier for data cycles must indicate the fact that this data is *response data*.

6. The data identifier associated with the last data cycle must contain a *last data cycle* indication.

For read responses to non-coherent block read requests (which is the only read request for normal operations of the RV4700,) the response data will not need to identify an initial cache state. The cache state will automatically be assigned as dirty exclusive by the RV4700.

The data identifier associated with a data cycle can indicate that the data transmitted during that cycle is erroneous; however, an external agent must return a data block of the correct size regardless of the fact that the data may be in error. The RV4700 only checks the error bit for the first doubleword of a block, the other error bits for the block of data are ignored If an initial erroneous data cycle is detected, the processor takes a bus error at the completion of the data transfer.

Read response data must only be delivered to the processor when a processor read request is pending. The behavior of the processor is undefined when a read response is presented to it and there is no processor read pending. Figure 12.24 illustrates a processor word read request followed by a word read response. Figure 12.25 illustrates a read response for a processor block read with the system interface already in slave state. Figure 12.26 illustrates a block read transaction with one wait-state.

Note: Timings for the **SysADC** and **SysCmdP** buses are the same as those of the **SysAD** and **SysCmd** buses, respectively.




Figure 12.24 Processor Word Read Request, followed by a Word Read Response




Figure 12.25 Block Read Response With Zero Wait-State




Figure 12.26 Block Read Transaction With One Wait-State

Data Rate Control

The system interface supports a maximum data rate of one doubleword per cycle. The data rate the processor can support is directly related to the rate at which the external agent can accept data.

Read Data Pattern

The rate at which data is delivered to the processor can be determined by the external agent—for example, the external agent can drive data and assert **ValidIn*** every *n* cycles, instead of every cycle. An external agent can deliver data at any rate it chooses, but must not deliver data to the processor any faster than the processor is capable of receiving it.

The processor only accepts cycles as valid when **ValidIn**^{*} is asserted and the **SysCmd** bus contains a data identifier. If the external agent sends more data items then requested (e.g., a fifth doubleword of read response data with ValidIn^{*} asserted) or the last data (i.e., the fourth doubleword) of a block read is not tagged as the last data item, it is an error and the resulting actions of the processor for these cases will be undefined. Figure 12.27 shows a read response with reduced data rate and with the system interface in slave state.




Figure 12.27 Read Response, Reduced Data Rate, System Interface in Slave State

Write Data Transfer Patterns

The write data pattern specifies the pattern the RV4700 uses when writing a block to the external agent. This pattern is specified through the mode bits.

A data pattern is a sequence of letters indicating the *data* and *unused* cycles that repeat to provide the appropriate data rate. For example, the data pattern **DDxx** specifies a repeatable data rate of two doublewords every four cycles, with the last two cycles unused.

Table 12.4 lists the maximum processor data rate and the data pattern for each data rate.

Maximum Data Transmit Rate Block writes	Data Pattern
1 Double/1 SClock Cycle	DDDD
2 Doubles/3 SClock Cycles	DDxDDx
1 Double/2 SClock Cycles	DDxxDDxx
1 Double/2 SClock Cycles	DxDxDxDx
2 Doubles/5 SClock Cycles	DDxxxDDxxx
1 Double/3 SClock Cycles	DDxxxxDDxxxx
1 Double/3 SClock Cycles	DxxDxxDxxDxx
1 Double/4 SClock Cycles	DDxxxxxDDxxxxxx
1 Double/4 SClock Cycles	DxxxDxxxDxxxDxxx

Table 12.4 Transmit Data Rates and Patterns

In Table 12.4 data patterns are specified using the letters **D** and **x**; **D** indicates a data cycle and **x** indicates an unused cycle. During the unused cycles, the data bus will maintain the last data value (D).

Independent Transmissions on the SysAD Bus

In most applications, the **SysAD** bus is a point-to-point connection, running from the processor to a bidirectional registered transceiver residing in an external agent. For these applications, the **SysAD** bus has only two possible drivers, the processor or the external agent.

Certain applications may require connection of additional drivers and receivers to the **SysAD** bus, to allow transmissions over the **SysAD** bus that the processor is not involved in. These are called *independent transmissions*. To effect an independent transmission, the external agent must coordinate control of the **SysAD** bus by using arbitration handshake signals and external null requests.

An independent transmission on the **SysAD** bus follows this procedure:

1. The external agent requests mastership of the **SysAD** bus, to issue an external request.

2. The processor releases the system interface to slave state.

3. The external agent then allows the independent transmission to take place on the **SysAD** bus, making sure that **ValidIn*** is not asserted while the transmission is occurring.

4. When the transmission is complete, the external agent must issue a *system interface release external null request* to return the system interface to master state.

System Interface Endianness

The endianness of the system interface is programmed at boot time through the boot-time mode control interface (see chapter 9, Initialization Interface), and remains fixed until the next time the processor boot-time mode bits are read. Software cannot change the endianness of the system interface and the external system; software can set the reverse endian bit to reverse the interpretation of endianness inside the processor, but the endianness of the system interface remains unchanged.

System Interface Cycle Time

The processor specifies minimum and maximum cycle counts for various processor transactions and for the processor response time to external requests. Processor requests themselves are constrained by the system interface request protocol, and request cycle counts can be determined by examining the protocol. The following system interface interactions can vary within minimum and maximum cycle counts:

- waiting period for the processor to release the system interface to slave state in response to an external request (*release latency*)
- response time for an external request that requires a response (*external response latency*).

The remainder of this section describes and tabulates the minimum and maximum cycle counts for these system interface interactions.

Release Latency

Release latency is generally defined as the number of cycles the processor can wait to release the system interface to slave state for an external request. When no processor requests are in progress, internal activity can cause the processor to wait some number of cycles before releasing the system interface. Release latency is therefore more specifically defined as the number of cycles that occur between the assertion of **ExtRqst**^{*} and the assertion of **Release**^{*}.

There are three categories of release latency:

- Category 1: when the external request signal is asserted two cycles before the last cycle of a processor request.
- Category 2: when the external request signal is not asserted during a processor request, or is asserted during the last cycle of a processor request.
- Category 3: when the processor makes an uncompelled change to slave state.

Table 12.5 summarizes the minimum and maximum release latencies for requests that fall into categories 1, 2 and 3. Note that the maximum and minimum cycle count values are subject to change.

Category	Minimum PCycles	Maximum PCycles
1	4	6
2	4	24
3	0	0

Table 12.5 Release Latency for External Requests

The differences in the minimum and maximum times are due to internal conditions not readily observable externally.

System Interface Commands and Data Identifiers

System interface commands specify the nature and attributes of any system interface request; this specification is made during the address cycle for the request. System interface data identifiers specify the attributes of data transmitted during a system interface data cycle.

The following sections describe the syntax, that is, the bitwise encoding of system interface commands and data identifiers.

Reserved bits and reserved fields in the command or data identifier should be set to 1 for system interface commands and data identifiers associated with external requests. For system interface commands and data identifiers associated with processor requests, reserved bits and reserved fields in the command and data identifier are undefined.

Command and Data Identifier Syntax

System interface commands and data identifiers are encoded in 9 bits and are transmitted on the **SysCmd** bus from the processor to an external agent, or from an external agent to the processor, during address and data cycles. Bit 8 (the most-significant bit) of the **SysCmd** bus determines whether the current content of the **SysCmd** bus is a command or a data identifier and, therefore, whether the current cycle is an address cycle or a data cycle. For system interface commands, **SysCmd(8)** must be set to 0. For system interface data identifiers, **SysCmd(8)** must be set to 1.

System Interface Command Syntax

This section describes the **SysCmd** bus encoding for system interface commands. Figure 12.28 shows a common encoding used for all system interface commands.




Figure 12.28 System Interface Command Syntax Bit Definition

SysCmd(8) must be set to 0 for all system interface commands. **SysCmd(7:5)** specify the system interface request type which may be read, write or null; Table 12.6 lists the encoding of **SysCmd(7:5)**.

Table 12.6 shows the types of requests encoded by the **SysCmd(7:5)** bits.

SysCmd(7:5)	Command
0	Read Request
1	Reserved
2	Write Request
3	Null Request
4 - 7	Reserved

Table 12.6 Encoding of SysCmd(7:5) for System Interface Commands

SysCmd(4:0) are specific to each type of request and are defined in each of the following sections.

Read Requests

Figure 12.29 shows the format of a **SysCmd** read request.




Figure 12.29 Read Request SysCmd Bus Bit Definition

Table 12.7, Table 12.8, and Table 12.9 list the encoding of **SysCmd(4:0)** for read requests.

SysCmd(4:3)	Read Attributes
0 - 1	Reserved
2	Noncoherent block read
3	Doubleword, partial doubleword, word, or partial word

 Table 12.7 Encoding of SysCmd(4:3) for Read Requests

SysCmd(2)	Link Address Retained Indication
0	Link address not retained
1	Link address retained
SysCmd(1:0)	Read Block Size
0	Reserved
1	8 words
2 - 3	Reserved

Table 12.8 Encoding of SysCmd(2:0) for Block Read Request

SysCmd(2:0)	Read Data Size
0	1 byte valid (Byte)
1	2 bytes valid (Halfword)
2	3 bytes valid (Tribyte)
3	4 bytes valid (Word)
4	5 bytes valid (Quintibyte)
5	6 bytes valid (Sextibyte)
6	7 bytes valid (Septibyte)
7	8 bytes valid (Doubleword)

 Table 12.9 Doubleword, Word, or Partial-word Read Request Data Size

 Encoding of SysCmd(2:0)

Write Requests

Figure 12.30 shows the format of a **SysCmd** write request.




Figure 12.30 Write Request SysCmd Bus Bit Definition

Table 12.10 lists the write attributes encoded in bits **SysCmd(4:3)**. Table 12.11 lists the block write replacement attributes encoded in bits **SysCmd(2:0)**. Table 12.12 lists the write request bit encoding in **SysCmd(2:0)**.

SysCmd(4:3)	Write Attributes
0	Reserved
1	Reserved
2	Block write
3	Doubleword, partial doubleword, word, or partial word

 Table 12.10
 Write Request Encoding of SysCmd(4:3)

SysCmd(2)	Cache Line Replacement Attributes			
0	Cache line replaced			
1	Cache line retained			
SysCmd(1:0)	Write Block Size			
0	Reserved			
1	8 words			
2 - 3	Reserved			

Table 12.11 Block Write Request Encoding of SysCmd(2:0)

SysCmd(2:0)	Write Data Size
0	1 byte valid (Byte)
1	2 bytes valid (Halfword)
2	3 bytes valid (Tribyte)
3	4 bytes valid (Word)
4	5 bytes valid (Quintibyte)
5	6 bytes valid (Sextibyte)
6	7 bytes valid (Septibyte)
7	8 bytes valid (Doubleword)

 Table 12.12
 Doubleword, Word, or Partial-word Write Request Data Size

 Encoding of SysCmd(2:0)

Null Requests

Figure 12.31 shows the format of a **SysCmd** null request.



Figure 12.31 Null Request SysCmd Bus Bit Definition

System interface release external null requests use the null request command. Table 12.13 lists the encoding of **SysCmd(4:3)** for external null requests. **SysCmd(2:0)** are reserved for both instances of null requests.

SysCmd(4:3)	Null Attributes	
0	System Interface release	
1 - 3	Reserved	

 Table 12.13 External Null Request Encoding of SysCmd(4:3)

System Interface Data Identifier Syntax

This section defines the encoding of the **SysCmd** bus for system interface data identifiers. Figure 12.32 shows a common encoding scheme used for all system interface data identifiers.




Figure 12.32 Data Identifier SysCmd Bus Bit Definition

SysCmd(8) must be set to 1 for all system interface data identifiers. system interface data identifiers use the format for noncoherent data.

Noncoherent Data

Noncoherent data is defined as follows:

- data that is associated with processor block write requests and processor doubleword, partial doubleword, word, or partial word write requests
- data that is returned in response to a processor noncoherent block read request or a processor doubleword, partial doubleword, word, or partial word read request
- data that is associated with external write requests
- data that is returned in response to an external read request

Data Identifier Bit Definitions

SysCmd(7) marks the last data element and **SysCmd(6)** indicates whether or not the data is response data, for both processor and external coherent and noncoherent data identifiers. Response data is data returned in response to a read request.

SysCmd(5) indicates whether or not the data element is error free. Erroneous data contains an uncorrectable error and is returned to the processor, forcing a bus error. The processor delivers data with the good data bit deasserted if a primary parity error is detected for a transmitted data item.

SysCmd(4) indicates to the processor whether to check the data and check bits for this data element.

SysCmd(3) is reserved for external data identifiers.

SysCmd(4:3) are reserved for noncoherent processor data identifiers.

SysCmd(2:0) are reserved for noncoherent data identifiers.

Table 12.14 lists the encoding of **SysCmd(7:3)** for processor data identifiers.

SysCmd(7)	Last Data Element Indication
0	Last data element
1	Not the last data element
SysCmd(6)	Response Data Indication
0	Data is response data
1	Data is not response data
SysCmd(5)	Good Data Indication
0	Data is error free
1	Data is erroneous
SysCmd(4:3)	Reserved

Table 12.14 Processor Data Identifier Encoding of SysCmd(7:3)

Table 12.15 lists the encoding of **SysCmd(7:3)** for external data identifiers.

SysCmd(7)	Last Data Element Indication		
0	Last data element		
1	Not the last data element		
SysCmd(6)	Response Data Indication		
0	Data is response data		
1	Data is not response data		
SysCmd(5)	Good Data Indication		
0	Data is error free		
1	Data is erroneous		
SysCmd(4)	Data Checking Enable		
0	Check the data and check bits		
1	Do not check the data and check bits		
SysCmd(3)	Reserved		

 Table 12.15
 External Data Identifier Encoding of SysCmd(7:3)

System Interface Addresses

System interface addresses are full 36-bit physical addresses presented on the least-significant 36 bits (bits 35 through 0) of the **SysAD** bus during address cycles; the remaining bits of the **SysAD** bus are unused during address cycles.

Addressing Conventions

Addresses associated with doubleword, partial doubleword, word, or partial word transactions, are aligned for the size of the data element. The system uses the following address conventions:

- Addresses associated with block requests are aligned to double-word boundaries; that is, the low-order 3 bits of address are 0.
- Doubleword requests set the low-order 3 bits of address to 0.
- Word requests set the low-order 2 bits of address to 0.
- Halfword requests set the low-order bit of address to 0.
- Byte, tribyte, quintibyte, sextibyte, and septibyte requests use the byte address.

Subblock Ordering

The order in which data is returned in response to a processor block read request is *subblock ordering*. In subblock ordering, the processor delivers the address of the requested doubleword within the block. An external agent must return the block of data using subblock ordering, starting with the addressed doubleword.

A block of data elements (whether bytes, halfwords, words, or doublewords) can be retrieved from storage in two ways: in sequential order, or using a subblock order. This section describes these retrieval methods, with an emphasis on subblock ordering. Note that the RV4700 only uses subblock ordering for block reads.

Example of Sequential Ordering

Sequential ordering retrieves the data elements of a block in serial, or sequential, order.

Figure 12.33 shows a sequential order in which DW0 is taken first and DW3 is taken last.




Figure 12.33 Retrieving a Data Block in Sequential Order

Example of Subblock Ordering

Subblock ordering allows the system to define the order in which the data elements are retrieved. The smallest data element of a block transfer for the RV4700 is a doubleword, and Figure 12.34 shows the retrieval of a block of data that consists of 4 doublewords (the cache line size is 8 words), in which DW2 is taken first.




Figure 12.34 Retrieving Data in a Subblock Order

Using the subblock ordering shown in Figure 12.34, the doubleword at the target address is retrieved first (DW2), followed by the remaining doubleword (DW3) in this quadword. Next, the quadword that fills out the octalword are retrieved in the same order as the prior quadword (in this case DW0 is followed by DW1).

It may be easier way to understand subblock ordering by taking a look at the method used for generating the address of each doubleword as it is retrieved. The subblock ordering logic generates this address by executing a bit-wise exclusive-OR (XOR) of the starting block address with the output of a binary counter that increments with each doubleword, starting at doubleword zero (00_2) .

Using this scheme, Table 12.16, Table 12.17, and Table 12.18 list the subblock ordering of doublewords for an 8-word block, based on three different starting-block addresses: 10_2 , 11_2 , and 01_2 . The subblock ordering is generated by an XOR of the subblock address (either 10_2 , 11_2 , or 01_2) with the binary count of the doubleword (00_2 through 11_2). Thus, the third doubleword retrieved from a block of data with a starting address of 10_2 is found by taking the XOR of address 10_2 with the binary count of DW2, 10_2 . The result is 00_2 , or DW0 (shown in Table 12.16).

Cycle	Starting Block Address	Binary Count	Double Word Retrieved
1	10	00	10
2	10	01	11
3	10	10	00
4	10	11	01

Table 12.16 Sequence of Doublewords Transferred Using SubblockOrdering: Address 102

Cycle	Starting Block Address	Binary Count	Double Word Retrieved
1	11	00	11
2	11	01	10
3	11	10	01
4	11	11	00

 Table 12.17 Sequence of Doublewords Transferred Using Subblock

 Ordering: Address 112

Cycle	Starting Block Binary Count Address		Double Word Retrieved
1	01	00	01
2	01	01	00
3	01	10	11
4	01	11	10

 Table 12.18
 Sequence of Doublewords Transferred Using Subblock

 Ordering: Address 012

For block write requests, the processor always delivers the address of the doubleword at the beginning of the block; the processor delivers data beginning with the doubleword at the beginning of the block and progresses sequentially through the doublewords that form the block. During data cycles, the valid byte lines depend upon the position of the data with respect to the aligned doubleword (this may be a byte, halfword, tribyte, quadbyte/word, quintibyte, sextibyte, septibyte, or an octalbyte/ doubleword). For example, in little-endian mode, on a byte request where the address modulo 8 is 0, **SysAD(7:0)** are valid during the data cycles.

Table 12.19 shows the byte lanes used for partial word transfers for both little and big endian.

# Bytes	Address	S SysAD byte lanes used (big endian)							
SysCmd(2:0)	Mod 8	63:56	55:48	47:40	39:32	31:24	23:16	15:8	7:0
	0	•							
	1		•						
	2			•					
1	3				•				
(000)	4					•			
	5						•		
	6							•	
	7								•
	0	•	•						
2	2			•	•				
(001)	4					•	•		
	6							•	•
	0	•	•	•					
3	1		•	•	•				
(010)	4					•	•	•	
	5						•	•	•
4	0	•	•	•	•				
(011)	4					•	•	•	•
5	0	•	•	•	•	•			
(100)	3				•	•	•	•	•
6	0	•	•	•	•	•	•		
(101)	2			•	•	•	•	•	•
7 (110)	0	•	•	•	•	•	•	•	
	1		•	•	•	•	•	•	•
8 (111)	0	•	•	•	•	•	•	•	•
	•	7:0	15:8	23:16	31:24	39:32	47:40	55:48	63:56
		SysAD byte lanes used (little endian)							

 Table 12.19
 Partial Word Transfer Byte Lane Usage

Processor Internal Address Map

External reads and writes provide access to processor internal resources that may be of interest to an external agent. The processor decodes bits **SysAD(6:0)** of the address associated with an external read or write request to determine which processor internal resource is the target.

However, the RV4700 does not contain any resources that are *readable* through an external read request. Therefore, in response to an external read request the processor returns undefined data and a data identifier with its *Erroneous Data* bit, **SysCmd(5)**, set.

The *Interrupt* register is the only processor internal resource available for *write* access by an external request. The *Interrupt* register is accessed by an external write request with an address of 000_2 on bits 6:4 of the **SysAD** bus.

The interrupt register is described in detail in Chapter 13, "RV4700 Processor Interrupts."



RV4700 Processor Interrupts

Introduction

The RV4700 processor supports the following interrupts: six hardware interrupts, one internal "timer interrupt," two software interrupts, and one nonmaskable interrupt. The processor takes an exception on any interrupt.

This chapter describes the six hardware and single nonmaskable interrupts. A description of the software and the timer interrupts can be found in Chapter 5. CPU exception processing is also described in

Chapter 5. Floating-point exception processing is described in Chapter 6.

Hardware Interrupts

The six CPU hardware interrupts can be caused by external write requests to the RV4700, or can be caused through dedicated interrupt pins. These pins are latched into an internal register by the rising edge of **SClock**.

Nonmaskable Interrupt (NMI)

The nonmaskable interrupt is caused either by an external write request to the RV4700 or by a dedicated pin in the RV4700. This pin is latched into an internal register by the rising edge of **SClock**.

Asserting Interrupts

External writes to the CPU are directed to various internal resources, based on an internal address map of the processor. When **SysAD[6:0]** = 0 during an ADDR cycle of external write request, an external write to any address writes to an architecturally transparent register called the *Interrupt* register; this register is available for external write cycles, but not for external reads.

During a data cycle, **SysAD[22:16]** are the write enables for the seven individual *Interrupt* register bits (0 = disabled, 1 = enabled) and **SysAD[6:0]** are the values to be written into these bits (0 = no interrupt, 1 = interrupt). This allows any subset of the *Interrupt* register to be set or cleared with a single write request. Figure 13.1 shows the mechanics of an external write to the *Interrupt* register.




Figure 13.1 Interrupt Register Bits and Enables

Figure 13.2 shows how the RV4700 interrupts are readable through the *Cause* register. The interrupt bits, **Int*(5:0)**, are latched into the internal register by the rising edge of **SClock**.

- Bit 5 of the *Interrupt* register in the RV4700 is ORed with the **Int*(5)** pin and then multiplexed with the internal **TimerInterrupt** signal. This result is directly readable as bit 15 of the *Cause* register.
- Bits 4:0 of the *Interrupt* register are bit-wise ORed with the current value of the interrupt pins **Int*[4:0**] and the result is directly readable as bits 14:10 of the *Cause* register.




Figure 13.2 RV4700 Interrupt Signals

Figure 13.3 shows the internal derivation of the **NMI** signal, for the RV4700 processor.

The **NMI**^{*} pin is latched into an internal register by the rising edge of **SClock**. Bit 6 of the *Interrupt* register is then ORed with the inverted value of **NMI**^{*} to form the nonmaskable interrupt. Only the one falling edge of the latched signal will cause the NMI.




Figure 13.3 RV4700 Nonmaskable Interrupt Signal

Figure 13.4 shows the masking of the RV4700 interrupt signal.

- *Cause* register bits 15:8 (IP7-IP0) are AND-ORed with *Status* register interrupt mask bits 15:8 (IM7-IM0) to mask individual interrupts.
- *Status* register bit 0 is a global Interrupt Enable (IE). It is ANDed with the output of the AND-OR logic to produce the RV4700 interrupt signal.




Figure 13.4 Masking of the RV4700 Interrupts



RV4700 Error Checking

Introduction

This chapter describes the Error Checking mechanism used in the RV4700 processor.

Error Checking in the Processor

Error checking codes allow the processor to detect and sometimes correct errors made when moving data from one place to another.

Two major types of data errors can occur in data transmission:

- hard errors, which are permanent, arise from broken interconnects, internal shorts, or open leads
- soft errors, which are transient, are caused by system noise, power surges, and alpha particles.

Hard errors must be corrected by physical repair of the damaged equipment and restoration of data from backup. Soft errors can be corrected by using error checking and correcting codes.

Types of Error Checking

The RV4700 uses parity (error detection only).

Parity Error Detection

Parity is the simplest error detection scheme. By appending a bit to the end of an item of data—called a *parity bit*—single bit errors can be detected; however, these errors cannot be corrected.

There are two types of parity:

- **Odd Parity** adds 1 to any even number of 1s in the data, making the total number of 1s odd (including the parity bit).
- **Even Parity** adds 1 to any odd number of 1s in the data, making the total number of 1s even (including the parity bit).

Odd and even parity are shown in the example below:

<u>Data(3:0)</u>	<u>Odd Parity Bit</u>	<u>Even Parity Bit</u>
0 0 1 0	0	1

The example above shows a single bit in **Data(3:0)** with a value of 1; this bit is **Data(1)**.

- In even parity, the parity bit is set to 1. This makes 2 (an even number) the total number of bits with a value of 1.
- Odd parity makes the parity bit a 0 to keep the total number of 1-value bits an odd number—in the case shown above, the single bit Data(1).

The example below shows odd and even parity bits for various data values:

<u>Data(3:0)</u>	<u>Odd Parity Bit</u>	<u>Even Parity Bit</u>
0 1 1 0	1	0
0 0 0 0	1	0
1 1 1 1	1	0
1 1 0 1	0	1

Parity allows single-bit error detection, but it does not indicate which bit is in error—for example, suppose an odd-parity value of 00011 arrives. The last bit is the parity bit, and since odd parity demands an odd number (1,3,5) of 1s, this data is in error: it has an even number of 1s. However it is impossible to tell *which* bit is in error.

Error Checking Operation

The processor verifies data correctness by using parity as it passes data from/to the system interface to/from the primary caches.

System Interface

The processor generates correct check bits for doubleword, word, or partial-word data transmitted to the system interface. As it checks for data correctness, the processor passes data check bits from the primary cache, directly without changing the bits, to the system interface.

The processor does not check data received from the system interface for external writes. By setting the *NChck* bit in the data identifier, it is possible to prevent the processor from checking read response data from the system interface.

For cache refill, if the NChck bit is set, the CPU will generally correct parity before placing data into the cache. The RV4700 only checks parity for the first double word returned on a block instruction fetch, that is, for the double word that contains the instruction that was missed on in the cache. This double word is checked just as if it had been read out of the ICache. This parity check is done as a byte parity check. For single read, and with the NChck bit set, the CPU will check parity for all 64-bit, even if the transfer size is less than that.

When the RV4700 is checking parity it does not actually regenerate the word parity, but rather turns the byte parity supplied by the system into word parity. It XORS the bits in groups of four. As a result, if bad byte parity is supplied by the system, bad word parity will get written into the cache. This is done to be consistent with what happens in the DCache.

The processor does not check addresses received from the system interface and does not generate correct check bits for addresses transmitted to the system interface.

The processor does not contain a data corrector; instead, the processor takes a cache error exception when it detects an error based on data check bits. Software is responsible for error handling.

System Interface Command Bus

In the RV4700 processor, the system interface command bus has no parity. **SysCmdP** always drives zero out for CPU valid cycles and is not checked when the system interface is in slave state.

Summary of Error Checking Operations Error Checking operations are summarized in Table 14.1 and Table 14.2.

Bus	Uncached Load	Uncached Store	Primary Cache Load from System Interface	Primary Cache Write to System Interface	Cache Instruction
Processor Data	From System Interface	Not Checked	From System Inter- face unchanged	Checked; Trap on Error	Check on cache write- back; Trap on Error
System Interface Address/Com- mand and Check Bits: Transmit	Not Generated	Not Generated	Not Generated	Not Generated	Not Generated
System Interface Address/Com- mand and Check Bits: Receive	Not Checked	NA	Not Checked	NA	NA
System Interface Data	Checked; Trap on Error	From Pro- cessor	Checked; Trap on Error	From Primary Cache	From Primary Cache
System Interface Data Check Bits	Checked; Trap on Error	Generated	Checked; Trap on Error	From Primary Cache	From Primary Cache

Table 14.1 Error Checking and Correcting Summary for Internal Transactions

Bus	Read Request	Write Request
Processor Data	NA	NA
System Interface Address, Command, and Check Bits: Trans- mit	Generated	NA
System Interface Address, Command, and Check Bits: Receive	Not Checked	Not Checked
System Interface Data	From Processor	Checked; Trap on Error
System Interface Data Check Bits	Generated	Checked; Trap on Error

Table 14.2 Error Checking and Correcting Summary for External Transactions



CPU Instruction Set Details

Introduction

This appendix provides a detailed description of the operation of each RV4700 instruction. The instructions are listed in alphabetical order.

Exceptions that may occur due to the execution of each instruction are listed after the description of each instruction. Descriptions of the immediate cause and manner of handling exceptions are omitted from the instruction descriptions in this appendix.

Figures at the end of this appendix list the bit encoding for the constant fields of each instruction, and the bit encoding for each individual instruction is included with that instruction.

Instruction Classes

CPU instructions are divided into the following classes:

- **Load** and **Store** instructions move data between memory and general registers. They are all I-type instructions, since the only addressing mode supported is *base register* + 16-bit immediate offset.
- **Computational** instructions perform arithmetic, logical and shift operations on values in registers. They occur in both R-type (both operands are registers) and I-type (one operand is a 16-bit immediate) formats.
- Jump and Branch instructions change the control flow of a program. Jumps are always made to absolute 26-bit word addresses (J-type format), or register addresses (R-type), for returns and dispatches. Branches have 16-bit offsets relative to the program counter (I-type). Jump and Link instructions save their return address in register 31.
- **Coprocessor** instructions perform operations in the coprocessors. Coprocessor loads and stores are I-type. Coprocessor computational instructions have coprocessor-dependent formats (see the FPU instructions in Appendix B). Coprocessor zero (CPO) instructions manipulate the memory management and exception handling facilities of the processor.
- **Special** instructions perform a variety of tasks, including movement of data between special and general registers, trap, and breakpoint. They are always R-type.

Instruction Formats

Every CPU instruction consists of a single word (32 bits) aligned on a word boundary and the major instruction formats are shown in Figure A.1.




Figure A.1 CPU Instruction Formats

Instruction Notation Conventions

In this appendix, all variable subfields in an instruction format (such as *rs, rt, immediate*, etc.) are shown in lowercase names.

For the sake of clarity, we sometimes use an alias for a variable subfield in the formats of specific instructions. For example, we use rs = base in the format for load and store instructions. Such an alias is always lower case, since it refers to a variable subfield.

Figures with the actual bit encoding for all the mnemonics are located at the end of this Appendix, and the bit encoding also accompanies each instruction.

In the instruction descriptions that follow, the *Operation* section describes the operation performed by each instruction using a high-level language notation.

Symbol	Meaning
\leftarrow	Assignment.
	Bit string concatenation.
x _y	Replication of bit value x into a y-bit string. Note: x is always a single-bit
x _{y:z}	Selection of bits y through z of bit string x. Little-endian bit notation is always used. If y is less than z, this expression is an empty (zero length) bit string.
+	2's complement or floating-point addition.
-	2's complement or floating-point subtraction.
*	2's complement or floating-point multiplication.
div	2's complement integer division.
mod	2's complement modulo.
/	Floating-point division.
<	2's complement less than comparison.
and	Bit-wise logical AND.
or	Bit-wise logical OR.
xor	Bit-wise logical XOR.
nor	Bit-wise logical NOR.
GPR[<i>x</i>]	General-Register x. The content of GPR[0] is always zero. Attempts to alter the content of GPR[0] have no effect.
CPR[<i>z</i> , <i>x</i>]	Coprocessor unit z, general register x.
CCR[<i>z</i> , <i>x</i>]	Coprocessor unit z, control register x.
COC[z]	Coprocessor unit <i>z</i> condition signal.
BigEndianMem	Big-endian mode as configured at reset (0 \rightarrow Little, 1 \rightarrow Big). Specifies the endi- anness of the memory interface (see LoadMemory and StoreMemory), and the en- dianness of Kernel and Supervisor mode execution.
ReverseEndian	Signal to reverse the endianness of load and store instructions in User mode; effected by setting the <i>RE</i> bit of the <i>Status</i> register. Thus, ReverseEndian may be computed as (SR ₂₅ and User mode).
BigEndianCPU	The endianness for load and store instructions (0 \rightarrow Little, 1 \rightarrow Big). In User mode, this endianness may be reversed by setting SR ₂₅ . Thus, BigEndianCPU may be computed as BigEndianMem XOR ReverseEndian.
LLbit	Bit of state to specify synchronization instructions. Set by <i>LL</i> , cleared by <i>ERET</i> and <i>Invalidate</i> and read by <i>SC</i> .
T+ <i>i</i> :	Indicates the time steps between operations. Each of the statements within a time step are defined to be executed in sequential order (as modified by conditional and loop constructs). Operations which are marked $T+i$: are executed at instruction cycle <i>i</i> relative to the start of execution of the instruction. Thus, an instruction which starts at time <i>j</i> executes operations marked $T+i$: at time $i + j$. The interpretation of the order of execution between two instructions or two operations which execute at the same time should be pessimistic; the order is not defined

Special symbols used in the notation are described in Table A.1

 Table A.1 CPU Instruction Operation Notations

defined.

Instruction Notation Examples

The following examples illustrate the application of some of the instruction notation conventions:

```
Example #1:GPR[rt] \leftarrow immediate || 0<sup>16</sup>Sixteen zero bits are concatenated with an immediate value<br/>(typically 16 bits), and the 32-bit string (with the lower 16 buts<br/>set to zero) is assigned to General-Purpose Register rt.Example #2:(immediate<sub>15</sub>)<sup>16</sup> || immediate<sub>15.0</sub>Bit 15 (the sign bit) of an immediate value is extended for<br/>16 bit positions, and the result is concatenated with bits 15<br/>through 0 of the immediate value to form a 32-bit sign<br/>extended value.
```

Load and Store Instructions

In the RV4700, as in the case of processors, the instruction immediately following a load may use the loaded contents of the register. In such cases, the hardware *interlocks*, requiring additional real cycles, so scheduling load delay slots is still desirable, although not required for functional code.

Two special instructions are provided in the RV4700 implementation of the MIPS ISA, Load Linked and Store Conditional. These instructions are used in carefully coded sequences to provide one of several synchronization primitives, including test-and-set, bit-level locks, semaphores, and sequencers/event counts.

In the load and store descriptions, the functions listed in Table A.2 are used to summarize the handling of virtual addresses and physical memory.

Function	Meaning
AddressTranslation	Uses the TLB to find the physical address given the virtual address. The function fails and an exception is taken if the required translation is not present in the TLB.
LoadMemory	Uses the cache and main memory to find the contents of the word containing the specified physical address. The low-order two bits of the address and the <i>Access Type</i> field indicates which of each of the four bytes within the data word need to be returned. If the cache is enabled for this access, the entire word is returned and loaded into the cache.
StoreMemory	Uses the cache, write buffer, and main memory to store the word or part of word specified as data in the word con- taining the specified physical address. The low-order two bits of the address and the <i>Access Type</i> field indicates which of each of the four bytes within the data word should be stored.

Table A.2 Load and Store Common Functions

As shown in Table A.2, the *Access Type* field indicates the size of the data item to be loaded or stored. Regardless of access type or bytenumbering order (endianness), the address specifies the byte which has the smallest byte address in the addressed field. For a big-endian machine, this is the leftmost byte and contains the sign for a 2's complement number; for a little-endian machine, this is the rightmost byte.

Access Type Mnemonic	Value	Meaning
DOUBLEWORD	7	8 bytes (64 bits)
SEPTIBYTE	6	7 bytes (56 bits)
SEXTIBYTE	5	6 bytes (48 bits)
QUINTIBYTE	4	5 bytes (40 bits)
WORD	3	4 bytes (32 bits)
TRIPLEBYTE	2	3 bytes (24 bits)
HALFWORD	1	2 bytes (16 bits)
BYTE	0	1 byte (8 bits)

Table A.3 Access Type Specifications for Loads/Stores

The bytes within the addressed doubleword which are used can be determined directly from the access type and the three low-order bits of the address.

Jump and Branch Instructions

All jump and branch instructions have an architectural delay of exactly one instruction. That is, the instruction immediately following a jump or branch (that is, occupying the delay slot) is always executed while the target instruction is being fetched from storage. A delay slot may not itself be occupied by a jump or branch instruction; however, this error is not detected and the results of such an operation are undefined.

If an exception or interrupt prevents the completion of a legal instruction during a delay slot, the hardware sets the *EPC* register to point at the jump or branch instruction that precedes it. When the code is restarted, both the jump or branch instructions and the instruction in the delay slot are reexecuted.

Because jump and branch instructions may be restarted after exceptions or interrupts, they must be restartable. Therefore, when a jump or branch instruction stores a return link value, register *31* (the register in which the link is stored) may not be used as a source register.

Since instructions must be word-aligned, a **Jump Register** or **Jump and Link Register** instruction must use a register whose two low-order bits are zero. If these low-order bits are not zero, an address exception will occur when the jump target instruction is subsequently fetched.

Coprocessor Instructions

Coprocessors are alternate execution units, which have register files separate from the CPU. The RV4700 architecture (MIPS III) provides three coprocessor units, or classes, and these coprocessors have two register spaces, each space containing thirty-two registers. These registers may be either 32-bits or 64-bits wide.

- The first space, *coprocessor general* registers, may be directly loaded from memory and stored into memory, and their contents may be transferred between the coprocessor and processor.
- The second space, *coprocessor control* registers, may only have their contents transferred directly between the coprocessor and the processor. Coprocessor instructions may alter registers in either space.

System Control Coprocessor (CP0) Instructions

There are some special limitations imposed on operations involving CP0 that is incorporated within the CPU. The move to/from coprocessor instructions are the only valid mechanism for writing to and reading from the CP0 registers.

Several CPO instructions are defined to directly read, write, and probe TLB entries and to modify the operating modes in preparation for returning to User mode or interrupt-enabled states.

A	DD			Add				AD	D
31	26	25	21 20	16 15		11 10	6	5 (0
	SPECIAL 0 0 0 0 0 0 0	rs	rt		rd	0 0 0))	ADD 1 0 0 0 0 0	
	6	5	5		5	5		6	

ADD rd, rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are added to form the result. The result is placed into general register *rd*. The operands must be valid sign-extended, 32-bit values.

An overflow exception occurs if the carries out of bits 30 and 31 differ (2's complement overflow). The destination register rd is not modified when an integer overflow exception occurs.

Operation:

T: temp
$$\leftarrow$$
 GPR[rs] + GPR[rt]
GPR[rd] \leftarrow (temp₃₁)³² || temp_{31.0}

Exceptions:

Integer overflow exception

A - 7

	ADD					Add	l Im	mediate		ADDI
Γ	31	26	25	:	21	20	16	15		0
	ADI 0 0 1 0			rs		rt			immediate	
	6			5		5			16	

ADDI rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*. The *rs* operand must be valid sign-extended, 32-bit values.

An overflow exception occurs if carries out of bits 30 and 31 differ (2's complement overflow). The destination register *rt* is not modified when an integer overflow exception occurs.

Operation:

T: temp \leftarrow GPR[rs] + (immediate₁₅)⁴⁸ / / immediate_{15.0} GPR[rt] \leftarrow (temp₃₁)³² || temp_{31.0}

Exceptions:

Integer overflow exception

ADDIU Add Immediate Unsigned ADDIU

31 26	25	21 20	16	15 0
ADDIU 0 0 1 0 0 1	rs	rt		immediate
6	5	5	-	16

Format:

ADDIU rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*. No integer overflow exception occurs under any circumstances. The *rs* operand must be valid sign-extended, 32-bit values.

The only difference between this instruction and the ADDI instruction is that ADDIU never causes an overflow exception.

Operation:

T:	$temp \gets GPR[rs] + (immediate_{15})^{48} \ / \ / \ immediate_{150}$
	$GPR[rt] \leftarrow (temp_{31})^{32} temp_{310}$

	ADDI	J				A	dd U	nsig	gnec	1			A	D	DU
Γ	31	26	25		21	20	1	6 15	5	11	10	6	5		0
	SPECIA 0 0 0 0 0 0			rs			rt		rd		0 0	0 0 0 0		ADDU 0 0 0 0	1
	6			5			5		5			5	•	6	

ADDU rd, rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are added to form the result. The result is placed into general register *rd*. No overflow exception occurs under any circumstances. The source operands must be valid sign-extended, 32-bit values.

The only difference between this instruction and the ADD instruction is that ADDU never causes an overflow exception.

Operation:

T: temp \leftarrow GPR[rs] + GPR[rt]

 $\mathsf{GPR}[\mathsf{rd}] \gets (\mathsf{temp}_{31})^{32} \mid\mid \mathsf{temp}_{31..0}$

Exceptions:

None

	AND		A	nd		AND
Γ	31 26	25 2	21 20 16	6 15 1 ⁻	1 10 6	5 0
	SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 00000	AND 1 0 0 1 0 0
	6	5	5	5	5	6

AND rd, rs, rt

Description:

The contents of general register *rs* are combined with the contents of general register *rt* in a bit-wise logical AND operation. The result is placed into general register rd.

Operation:

 $GPR[rd] \leftarrow GPR[rs] and GPR[rt]$ T:

_

ļ	ANDI		And Im	nediate		ANDI
	31 26	25 2 ²	1 20 16	15		0
	ANDI 0 0 1 1 0 0	rs	rt		immediate	
	6	5	5	•	16	

Format:

ANDI rt, rs, immediate

Description: The 16-bit *immediate* is zero-extended and combined with the contents of general register *rs* in a bit-wise logical AND operation. The result is placed into general register rt.

Operation:

 $GPR[rt] \leftarrow 0^{48} \parallel (immediate and GPR[rs]_{15..0})$ T:

Exceptions:

None

BCzF Branch On Coprocessor z False BCzF

31 26	25 21	20 16 2	15	0
COPz 0 1 0 0 x x*	BC 0 1 0 0 0	BCF 0 0 0 0 0	offset	
6	5	5	16	

Format:


BCzF offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If coprocessor *z*'s condition signal (CpCond), as sampled during the previous instruction, is false, then the program branches to the target address with a delay of one instruction.

Because the internal condition signal is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the internal condition signal.


Operation:



Note: *See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

Exceptions:

Coprocessor unusable exception



BCzFL

BCzFL Branch On Coprocessor z False Likely

31 26	25 21	20 16	15	0
COPz 0 1 0 0 x x*	BC 0 1 0 0 0	BCFL 0 0 0 1 0	offset	
6	5	5	16	

Format:

BCzFL offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of coprocessor *z*'s condition signal, as sampled during the previous instruction, is false, the target address is branched to with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Because the internal condition signal is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the internal condition signal.


NOTE: *See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

Operation:

T:	condition \leftarrow not COC[z] target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² if condition then
	$\begin{array}{c} PC \leftarrow PC + target \\ else \\ \\ NullifyCurrentInstruction \end{array}$
	endif

Exceptions:

Coprocessor unusable exception



BCzT Branch On Coprocessor z True BCzT

31 26	25 21	20 1	6 15	0
COPz 0 1 0 0 x x*	BC 0 1 0 0 0	BCT 0 0 0 0 1	offset	
6	5	5	16	

Format:


BCzT offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the coprocessor *z*'s condition signal (CpCond) is true, then the program branches to the target address, with a delay of one instruction.

Because the internal condition signal is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the internal condition signal.


Operation:



NOTE: *See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

Exceptions:

Coprocessor unusable exception



BCzTL	Branch On Coprocessor z True Likely	BCzTL
-------	--	-------

31 26	25 21	20 16	15	0
COPz 0 1 0 0 x x*	BC 0 1 0 0 0	BCTL 0 0 0 1 1	offset	
6	5	5	16	

BCzTL offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of coprocessor *z*'s condition signal, as sampled during the previous instruction, is true, the target address is branched to with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Because the internal condition signal is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the internal condition signal.


Operation:

	condition $\leftarrow \text{COC}[z]$ target $\leftarrow (\text{offset}_{15})^{46} \text{ offset } 0^2$
T+1:	if condition then
	$PC \leftarrow PC + target$
	else
	NullifyCurrentInstruction
	endif

NOTE: *See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

Exceptions:

Coprocessor unusable exception




	BEQ		Branch	On Equal	BEQ
ſ	31 26	25 21	20 16	15	0
	BEQ 0 0 0 1 0 0	rs	rt	offset	
	6	5	5	16	

BEQ rs, rt, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are equal, then the program branches to the target address, with a delay of one instruction.

Operation:



BEQL Branch On Equal Likely	
------------------------------------	--

BEQL

31 26	25 21	20 16	15	0
BEQL 0 1 0 1 0 0	rs	rt	offset	
6	5	5	16	

Format:

BEQL rs, rt, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are equal, the target address is branched to, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

	40 0
T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
	condition \leftarrow (GPR[rs] = GPR[rt])
T+1:	if condition then
	$PC \leftarrow PC + target$
	else
	NullifyCurrentInstruction
	endif

BGEZBranch On Greater Than
Or Equal To ZeroBGEZ3126.2521.2016.15

31 26	25 21	20 16	15 0
REGIMM 0 0 0 0 0 1	rs	BGEZ 0 0 0 0 1	offset
6	5	5	16


Format:

BGEZ rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* have the sign bit cleared, then the program branches to the target address, with a delay of one instruction.

Operation:



BGEZAL

BGEZAL Branch On Greater Than Or Equal To Zero And Link

31 26 25 21 20 16 15 0 REGIMM 0 0 0 0 0 1 rs BGEZAL 1 0 0 0 1 offset 0 6 5 5 16

Format:

BGEZAL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, r31. If the contents of general register *rs* have the sign bit cleared, then the program branches to the target address, with a delay of one instruction.

General register *rs* may not be general register *31*, because such an instruction is not restartable. An attempt to execute this instruction is not trapped, however.

Operation:

T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR[rs] ₆₃ = 0)
	$GPR[31] \leftarrow PC + 8$
T+1:	if condition then
	$PC \leftarrow PC + target$
	endif

BGEZALL Branch On Greater Than Or Equal To Zero And Link Likely 31 26 25 21 20 16 15 0

REGIMM 0 0 0 0 0 1	rs	BGEZALL 10011	offset	
6	5	5	16	

Format:

BGEZALL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, *r31*. If the contents of general register *rs* have the sign bit cleared, then the program branches to the target address, with a delay of one instruction. General register *rs* may not be general register *31*, because such an instruction is not restartable. An attempt to execute this instruction is not trapped, however. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

T:	target $\leftarrow (offset_{15})^{46} offset 0^2$ condition $\leftarrow (GPR[rs]_{63} = 0)$ GPR[31] $\leftarrow PC + 8$
T+1:	if condition then PC ← PC + target else NullifyCurrentInstruction endif

BGEZL

BGEZL Branch On Greater Than Or Equal To Zero Likely

31 26	25 21	20 16	15	0
REGIMM 0 0 0 0 0 1	rs	BGEZL 0 0 0 1 1	offset	
6	5	5	16	_


Format:

BGEZL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* have the sign bit cleared, then the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:



BGTZ Branch On Greater Than Zero

BGTZ

31	26	25	21	20 16	15 (C
BGT2 0 0 0 1	Z 1 1	rs		00000	offset	
6		5		5	16	_

Format:

BGTZ rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* are compared to zero. If the contents of general register *rs* have the sign bit cleared and are not equal to zero, then the program branches to the target address, with a delay of one instruction.

Operation:

T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR[rs] ₆₃ = 0) and (GPR[rs] \neq 0 ⁶⁴)
T+1:	if condition then $PC \leftarrow PC + target$ endif

	BGT	ZL	•	E			n Greater ro Likely		BGTZ	L
ſ	31	26	25	21	20	16	15		0	
	BG1 0 1 0		rs		0 0 0 0 0	0 0		offset		
	6	;	5		5		•	16		

BGTZL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* are compared to zero. If the contents of general register *rs* have the sign bit cleared and are not equal to zero, then the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR[rs] ₆₃ = 0) and (GPR[rs] \neq 0 ⁶⁴)
T+1:	if condition then $PC \leftarrow PC + target$ else
	NullifyCurrentInstruction endif


	BLEZ	B		Less Than I To Zero	BLEZ
ſ	31 26	25 2 ⁻	1 20 16	15	0
	BLEZ 0 0 0 1 1 0	rs	0 0 0 0 0 0	offset	
	6	5	5	16	

BLEZ rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* are compared to zero. If the contents of general register *rs* have the sign bit set, or are equal to zero, then the program branches to the target address, with a delay of one instruction.

Operation:



BLEZL

BLEZL Branch on Less Than Or Equal To Zero Likely

31 26	25 21	20 16	15	0
BLEZL 0 1 0 1 1 0	rs	0 0 0 0 0 0	offset	
6	5	5	16	

Format:

BLEZL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* is compared to zero. If the contents of general register *rs* have the sign bit set, or are equal to zero, then the program branches to the target address, with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
	condition \leftarrow (GPR[rs] ₆₃ = 1) and (GPR[rs] = 0 ⁶⁴)
T+1:	if condition then
	$PC \leftarrow PC + target$
	else
	NullifyCurrentInstruction
	endif


BLTZ	Brar	nch On Le	ess Than Zero	BLTZ
31 26	25 2	1 20 16	5 15	0
REGIMM 0 0 0 0 0 1	rs	BLTZ 0 0 0 0 0	offset	
6	5	5	16	

BLTZ rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* have the sign bit set, then the program branches to the target address, with a delay of one instruction.

Operation:



BLTZAL Branch On Less Than Zero And Link	BLTZAL
---	--------

31 26	25 21	20 16	i 15 C)
REGIMM 0 0 0 0 0 1	rs	BLTZAL 1 0 0 0 0	offset	
6	5	5	16	_

BLTZAL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, r31. If the contents of general register rs have the sign bit set, then the program branches to the target address, with a delay of one instruction.

General register *rs* may not be general register *31*, because such an instruction is not restartable. An attempt to execute this instruction with register *31* specified as *rs* is not trapped, however.

Operation:

T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR[rs] ₆₃ = 1)
	$GPR[31] \leftarrow PC + 8$
T+1:	if condition then
	$PC \leftarrow PC$ + target
	endif

BLTZALL Branch On Less BLTZALL Than Zero And Link Likely BLTZALL

31 26	25 21	20 16	15	0
REGIMM 0 0 0 0 0 1	rs	BLTZALL 1 0 0 1 0	offset	
6	5	5	16	

Format:

BLTZALL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, r31. If the contents of general register *rs* have the sign bit set, then the program branches to the target address, with a delay of one instruction.

General register rs may not be general register 31, because such an instruction is not restartable. An attempt to execute this instruction with register 31 specified as rs is not trapped, however. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

C	arget \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR[rs] ₆₃ = 1) GPR[31] \leftarrow PC + 8
T+1: i	f condition then $PC \leftarrow PC + target$ else NullifyCurrentInstruction
e	endif

Exceptions:

None

BLTZL	Branch On Less Than Zero Likely	BLTZL
BLTZL	Branch On Less Than Zero Likely	BLTZL


31 26	25 21	20 16	15	0
REGIMM 0 0 0 0 0 1	rs	BLTZL 0 0 0 1 0	offset	
6	5	5	16	

BLTZ rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* have the sign bit set, then the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:




BNE	В	ranch On	Not Equal	BNE
31 26	25 2 ²	1 20 16	5 15	0
BNE 0 0 0 1 0 1	rs	rt	offset	
6	5	5	16	

BNE rs, rt, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are not equal, then the program branches to the target address, with a delay of one instruction.

Operation:



BNEL

BNEL Branch On Not Equal Likely

31 26 25 21 20 16 15 0 BNEL 0 1 0 1 0 1 rs rt offset 0 6 5 5 16

Format:

BNEL rs, rt, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are not equal, then the program branches to the target address, with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

T:	target ← (offset ₁₅) ⁴⁶ offset 0 ² condition ← (GPR[rs] ≠ GPR[rt])
T+1:	if condition then $PC \leftarrow PC + target$
	else NullifyCurrentInstruction
	endif

E	BREAK			Breakpoint	BRE	AK
	31	26	25		6 5	0
	SPECIAL 0 0 0 0 0 0 0			code	BREAK 0 0 1 1 0 1	
	6		•	20	6	

BREAK

Description:

A breakpoint trap occurs, immediately and unconditionally transferring control to the exception handler.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

T: BreakpointException

Exceptions:

Breakpoint exception

CACHE	Cache	CACHE

31 26	25 21	20 16	15 ()
CACHE 1 0 1 1 1 1	base	ор	offset	
6	5	5	16	_

CACHE op, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The virtual address is translated to a physical address using the TLB, and the 5-bit sub-opcode specifies a cache operation for that address.

If CP0 is not usable (User or Supervisor mode) the CP0 enable bit in the *Status* register is clear, and a coprocessor unusable exception is taken. The operation of this instruction on any operation/cache combination not listed below is undefined. The operation of this instruction on uncached addresses is also undefined.

The RV4700 uses only the tag comparisons, not the valid bits, to choose which data it supplies to the instruction unit. This makes it important that the tags of the A and B sets are never the same.

The Index operation uses part of the virtual address to specify a cache block, with vAddr₁₃ selecting the set to access.

For a primary cache of 16KB with 32 bytes per tag, $vAddr_{12..5}$ specifies the block.

Index Load Tag also uses $vAddr_{4..3}$ to select the doubleword for reading parity. When the CE bit of the Status register is set, Hit WriteBack, Hit WriteBack Invalidate, Index WriteBack Invalidate, and Fill also use $vAddr_{4..3}$ to select the doubleword that has its parity modified. This operation is performed unconditionally.

The Hit operation accesses the specified cache as normal data references, and performs the specified operation if the cache block contains valid data with the specified physical address (a hit). If both sets are invalid or contain different addresses (a miss), no operation is performed.

Write back from a primary cache goes to memory. The address to be written is specified by the cache tag and not the translated physical address.

TLB Refill and TLB Invalid exceptions can occur on any operation. For Index operations (where the physical address is used to index the cache but need not match the cache tag) unmapped addresses may be used to avoid TLB exceptions. This operation never causes TLB Modified or Virtual Coherency exceptions.

Bits 17..16 of the instruction specify the cache as follows:

Code	Name	Cache
0	Ι	primary instruction
1	D	primary data
2 - 3	NA	Undefined

Bits 2018	(this val	ue is	listed	under	the	Code	column)	of	the
instruction specif	fy the op	eratio	n as fol	lows:					

Cod e	Cache s	Name	Operation
0	I	Index Invalidate	Set the cache state of the cache block to Invalid. Index_Invalidate_I writes the physical address of the cache op into the tag when it clears the valid bit, which is different from the R4000.
0	D	Index Write- Back Invalidate	Examine the cache state and W bit of the primary data cache block at the index specified by the virtual address. If the state is not Invalid and the W bit is set, then write back the block to memory. The address to write is taken from the primary cache tag. Set cache state of primary cache block to Invalid.
1	I, D	Index Load Tag	Read the tag for the cache block at the specified index and place it into the TagLo CPO registers, ignoring par- ity errors. Also load the data parity bits into the ECC register.
2	I, D	Index Store Tag	Write the tag for the cache block at the specified index from the TagLo and TagHi CP0 registers.
3	D	Create Dirty Exclusive	This operation is used to avoid loading data needlessly from memory when writing new contents into an entire cache block. If the cache block does not contain the specified address, and the block is dirty, write it back to the memory. In all cases, set the cache block tag to the specified physical address, set the cache state to Dirty Exclusive.
4	I, D	Hit Invalidate	If the cache block contains the specified address, mark the cache block invalid.
5	D	<i>Hit WriteBack</i> Invalidate	If the cache block contains the specified address, write back the data if it is dirty, and mark the cache block invalid.
5	I	Fill	Fill the primary instruction cache block from memory. If the CE bit of the Status register is set, the contents of the ECC register is used instead of the computed parity bits for addressed doubleword when written to the instruction cache. Uses bit 13 to pick the set.
6	D	Hit WriteBack	If the cache block contains the specified address, and the W bit is set, write back the data to memory and clear the W bit.
6	Ι	Hit WriteBack	If the cache block contains the specified address, write back the data unconditionally.

Operation:

T:	$vAddr \leftarrow ((offset_{15})^{48} offset_{150}) + GPR[base]$
	(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)
	CacheOp (op, vAddr, pAddr)

Exceptions: Coprocessor unusable exception

CFCz			ſ	Nove Co Copro	^m C	CFCz	
	31	26	25 21	20 1	6 15 1	1 10	0
	CC 0 1 0	OPz 0 x x*	CF 0 0 0 1 0	rt	rd	0 0 0 0 0 0	
		6	5	5	5	11	

CFCz rt, rd

Description:

The contents of coprocessor control register *rd* of coprocessor unit *z* are loaded into general register *rt*.


This instruction is not valid for CP0.

Operation:

T:	data $\leftarrow (CCR[z,rd]_{31})^{32} \parallel CCR[z,rd]$	
	$GPR[rt] \leftarrow data$	

Exceptions:

Coprocessor unusable exception



COPz Coprocessor Operation

COPz

31 26	25	24	0
COPz 0 1 0 0 x x*	CO 1	cofun	
6	1	25	_

Format:

COPz cofun

Description:

A coprocessor operation is performed. The operation may specify and reference internal coprocessor registers, and may change the state of the coprocessor condition line, but does not modify state within the processor or the cache/memory system. Details of coprocessor operations are contained in Appendix B.


Operation:

T: CoprocessorOperation (z, cofun)

Exceptions:

Coprocessor unusable exception Coprocessor interrupt or Floating-Point Exception

*Opcode Bit Encoding:



(CTCz	Move	Control	to Copro	ocessor	CTCz
	31 26	25 21	20 16	15 1	1 10	0
	COPz 0 1 0 0 x x *	CT 0 0 1 1 0	rt	rd	000 00	000000
	6	5	5	5	·	11

CTCz rt, rd

Description:

The contents of general register *rt* are loaded into control register *rd* of coprocessor unit z.

This instruction is not valid for CPO.

Operation:

 $\begin{array}{ll} T: & \text{data} \leftarrow GPR[rt] \\ T+1: & CCR[z,rd] \leftarrow \text{data} \end{array}$

Exceptions:

Coprocessor unusable NOTE: *See "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

DADD		Do	ublev	vord A	dd			D	ADD
31 26	25	21 20	16	5 15	11	10	6	5	0
SPECIAL	rs		rt	rd		(0	D	ADD
000000	10			i d		000	000	10	1100
6	5		5	5		5			6

DADD rd, rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are added to form the result. The result is placed into general register *rd*.

An overflow exception occurs if the carries out of bits 62 and 63 differ (2's complement overflow). The destination register rd is not modified when an integer overflow exception occurs.

Operation:

T: $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$

Exceptions:

Integer overflow exception

DADDI

DADD Doubleword Add Immediate

31 26 25 21 20 16 15 0 DADDI 0 1 1 0 0 0 rs rt immediate 0 6 5 5 16

Format:

DADDI rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*.

An overflow exception occurs if carries out of bits 62 and 63 differ (2's complement overflow). The destination register *rt* is not modified when an integer overflow exception occurs.

Operation:

T: GPR [rt] \leftarrow GPR[rs] + (immediate₁₅)⁴⁸ || immediate_{15.0}

Exceptions:

Integer overflow exception

DADDIU	Doubleword Add Immediate Unsigned	DADDIU
--------	--------------------------------------	--------

31 26	25 21	20 16	15	0
DADDIU 0 1 1 0 0 1	rs	rt	immediate	
6	5	5	16	

DADDIU rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*. No integer overflow exception occurs under any circumstances. The only difference between this instruction and the DADDI

instruction is that DADDIU never causes an overflow exception.

Operation:

T: GPR [rt] \leftarrow GPR[rs] + (immediate₁₅)⁴⁸ || immediate_{15.0}

DADDU Doubleword Add Unsigned DADDU

3	31 26	25 2	21 20 16	6 1 5 11	1 10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0 0	DADDU 1 0 1 1 0 1
	6	5	5	5	5	6

Format:

DADDU rd, rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are added to form the result. The result is placed into general register *rd*. No overflow exception occurs under any circumstances.

The only difference between this instruction and the DADD instruction is that DADDU never causes an overflow exception.

Operation:

T: $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$

Exceptions:

DDIV			Doublew	ord Divide		D	DIV
31	26 25	2	1 20 1	6 15	6	5	0
SPECIA 0 0 0 0 0		rs	rt	00 0000 000	0	DDIV 0 1 1 1	
6		5	5	10		6	

DDIV rs, rt

Description:

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as 2's complement values. No overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

This instruction is typically followed by additional instructions to check for a zero divisor and for overflow.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by two or more instructions.

Operation:

T–2:	LO	\leftarrow undefined
	HI	\leftarrow undefined
T–1:	LO	← undefined
	HI	← undefined
		← GPR[rs] div GPR[rt]
	HI	\leftarrow GPR[rs] mod GPR[rt]

Exceptions:

DDIVU Doubleword Divide Unsigned **DDIVU**

31 20	6 25	2	1 20	16	6 15	6	5	0
SPECIAL 0 0 0 0 0 0		rs		rt	00000000	000	DDIVU 0 1 1 1 1 1	1
6	•	5	•	5	10		6	•

Format:

DDIVU rs, rt

Description:

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as unsigned values. No integer overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

This instruction is typically followed by additional instructions to check for a zero divisor.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by two or more instructions.

Operation:

— — — — — — — — — —	
I-2: LO	← undefined
HI	← undefined
T–1: LO	← undefined
HI	← undefined
T: LO	← (0 GPR[rs]) div (0 GPR[rt])
	$\leftarrow (0 \parallel \text{GPR[rs]}) \mod (0 \parallel \text{GPR[rt]})$

Exceptions:

DIV

DIV

31	1 26	25	21 20	16	15 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt		0 00 0000 0000	DIV 0 1 1 0 1 0
	6	5	5		10	6

Format:

DIV rs, rt

Description:

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as 2's complement values. No overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

The operands must be valid sign-extended, 32-bit values.

This instruction is typically followed by additional instructions to check for a zero divisor and for overflow.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by two or more instructions.

Operation:

T–2:	LO HI	← undefined ← undefined
T–1:		← undefined ← undefined
T:	q	$\leftarrow \text{GPR[rs]}_{310} \text{ div GPR[rt]}_{310}$ $\leftarrow \text{GPR[rs]}_{310} \text{ mod GPR[rt]}_{310}$
	LO	$\leftarrow (q_{31})^{32} q_{310} \leftarrow (r_{31})^{32} r_{310} \leftarrow (r_{31})^{32} r_{310}$
	HI	$\leftarrow (r_{31})^{\sim} \parallel r_{310}$

Exceptions:

DIVU

DIVU	Divide Unsigned

31 26	5 25	21	20	16	15	6	5	0
SPECIAL 0 0 0 0 0 0 0	rs		rt		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		DIVU 0 1 1 0	
6	5		5		10		6	•

Format:

DIVU rs, rt

Description:

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as unsigned values. No integer overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

The operands must be valid sign-extended, 32-bit values.

This instruction is typically followed by additional instructions to check for a zero divisor.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by two or more instructions.

Operation:

T–1:	HI LO HI q r	$ \begin{array}{l} \leftarrow \text{ undefined} \\ \leftarrow (0 \mid\mid \text{GPR}[\text{rs}]_{310}) \text{ div } (0 \mid\mid \text{GPR}[\text{rt}]_{310}) \\ \leftarrow (0 \mid\mid \text{GPR}[\text{rs}]_{310}) \text{ mod } (0 \mid\mid \text{GPR}[\text{rt}]_{310}) \\ \leftarrow (q_{31})^{32} \mid\mid q_{310} \\ \leftarrow (r_{31})^{32} \mid\mid r_{310} \end{array} $

Exceptions:

DMFC0 Doubleword Move From DMFC0 System Control Coprocessor DMFC0

31	26	25 21	20 1	6 15 11	10 0
0	COP0 1 0 0 0 0	DMF 0 0 0 0 1	rt	rd	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	6	5	5	5	11

Format:

DMFC0 rt, rd

Description:

The contents of coprocessor register *rd* of the CPO are loaded into general register *rt*.

This operation is defined in kernel mode regardless of the setting of the Status.KX bit. Execution of this instruction with in supervisor mode with Status.SX = 0 or in user mode with UX = 0, causes a reserved instruction exception. All 64-bits of the general register destination are written from the coprocessor register source. The operation of DMFC0 on a 32-bit coprocessor 0 register is undefined.

Operation:

T: data \leftarrow CPR[0,rd]

T+1: GPR[rt] \leftarrow data

Exceptions:

Coprocessor unusable exception

Reserved instruction exception for supervisor mode with Status.SX = 0 or user mode with Status.UX = 0.

DOUDLEWORD MOVE TO System Control Coprocessor DMTC0

31	26	25	21	20	16	15	11	10			0
	COP0 1 0 0 0 0	_	MT 1 0 1		rt	rd		000	0 0 0 0 0	0 0 00	
	6		5		5	5			11		

Format:

DMTC0 rt, rd

Description:

The contents of general register *rt* are loaded into coprocessor register *rd* of the CP0.

This operation is defined in kernel mode regardless of the setting of the Status.KX bit. Execution of this instruction with in supervisor mode with Status.SX = 0 or in user mode with UX = 0, causes a reserved instruction exception.

All 64-bits of the coprocessor 0 register are written from the general register source. The operation of DMTC0 on a 32-bit coprocessor 0 register is undefined.

Because the state of the virtual address translation system may be altered by this instruction, the operation of load instructions, store instructions, and TLB operations immediately prior to and after this instruction are undefined.

Operation:

T:	$data \gets GPR[rt]$
T+1:	CPR[0,rd] ← data

Exceptions:

Reserved instruction exception for supervisor mode with Status.SX = 0 or user mode with Status.UX = 0.

DMULT Doubleword Multiply DMULT

31 26	25 21	20 16	15 6	5	0
SPECIAL 0 0 0 0 0 0 0	rs	rt	$\begin{smallmatrix}&&0\\0&0&0&0&0&0&0&0&0\end{smallmatrix}$	DMULT 0 1 1 1 0 0	
6	5	5	10	6	

Format:

DMULT rs, rt

Description:

The contents of general registers *rs* and *rt* are multiplied, treating both operands as 2's complement values. No integer overflow exception occurs under any circumstances.

When the operation completes, the low-order word of the double result is loaded into special register *LO*, and the high-order word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two other instructions.

Operation:

	\leftarrow undefined
HI	← undefined
T–1: LO	\leftarrow undefined
HI	\leftarrow undefined
T: t	\leftarrow GPR[rs] * GPR[rt]
LO	← t ₆₃₀
HI	← t ₁₂₇₆₄

Exceptions:

DM	ULTU	eword Multiply Jnsigned	D	MU	LTU	J
	~~ ~-	 	-	_		

31 20	6 25	21 20	16	15 6	5 0)
SPECIAL 0 0 0 0 0 0	rs		rt	$\begin{smallmatrix}&&0\\0&0&0&0&0&0&0&0&0\\\end{smallmatrix}$	DMULTU 0 1 1 1 0 1	
6	5		5	10	6	-

DMULTU rs, rt

Description:

The contents of general register *rs* and the contents of general register rt are multiplied, treating both operands as unsigned values. No overflow exception occurs under any circumstances.

When the operation completes, the low-order word of the double result is loaded into special register LO, and the high-order word of the double result is loaded into special register HI.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two instructions.

Operation:

T–2:	LO ← undefined
	$HI \leftarrow undefined$
T–1:	$LO \leftarrow undefined$
	$HI \leftarrow undefined$
Т:	$t \leftarrow (0 \parallel \text{GPR[rs]}) * (0 \parallel \text{GPR[rt]})$
	$LO \leftarrow t_{63,0}$
	$HI \leftarrow t_{127, 64}$

D	SLL	Doub	eword S	hift Left L	ogical	DSLL
31	26	25 21	20 16	6 15 1	1 10 6	6 5 0
	SPECIAL 0 0 0 0 0 0	0 0 0 0 0 0	rt	rd	sa	DSLL 1 1 1 0 0 0
	6	5	5	5	5	6

DSLL rd, rt, sa

Description:

The contents of general register *rt* are shifted left by *sa* bits, inserting zeros into the low-order bits. The result is placed in register *rd*.

Operation:

 $s \gets 0 \parallel sa$ T:

 $\mathsf{GPR[rd]} \gets \mathsf{GPR[rt]}_{(63-s)..0} \parallel 0^s$

DSL	LV	7	Do	Doubleword Shift Left Logical Variable						DSLLV			
31	26	25	21	20	16	15		11	10	6	5		0
	ECIAL 0 0 0 0	r	5		rt		rd		0 0 0	0) 0 0	(DSLLV 0 1 0 1 0	0
-	6		5		5		5		5	5		6	

DSLLV rd, rt, rs

Description:

The contents of general register *rt* are shifted left by the number of bits specified by the low-order six bits contained in general register *rs*, inserting zeros into the low-order bits. The result is placed in register *rd*.

Operation:

 $\begin{array}{ll} \mathsf{T:} & \mathsf{s} \leftarrow \mathsf{GPR}[\mathsf{rs}]_{5..0} \\ & \quad \mathsf{GPR}[\mathsf{rd}] \leftarrow \mathsf{GPR}[\mathsf{rt}]_{(63-\mathsf{s})..0} \parallel \mathsf{0}^\mathsf{s} \end{array}$

Exceptions: None

A - 52

DSI	L32		word Shif gical + 32		D	SL	L32
31	26 25	21 20	16 15	11 10	6	5	0

SPECIAL 0 0 0 0 0 0 0	0 0 0 0 0 0 0	rt	rd	sa	DSLL32 1 1 1 1 0 0
6	5	5	5	5	6

DSLL32 rd, rt, sa

Description:

The contents of general register rt are shifted left by 32+sa bits, inserting zeros into the low-order bits. The result is placed in register rd.

Operation:

T: s ← 1 || sa GPR[rd]← GPR[rt]_{(63−s)..0} || 0^s

DSRA

111011

6

DSF	RA		oublewore ight Arith			D	SRA	
31	26 25	21 20	16 15	11 10	6	5	0	

rt

5

Format:

SPECIAL 0 0 0 0 0 0 0

6

DSRA rd, rt, sa

 $\begin{smallmatrix}&&0\\0&0&0&0&0\end{smallmatrix}$

5

Description:

The contents of general register *rt* are shifted right by *sa* bits, sign-extending the high-order bits. The result is placed in register *rd*.

rd

5

sa

5

Operation:

T: $s \leftarrow 0 \parallel sa$ GPR[rd] $\leftarrow (GPR[rt]_{63})^{s} \parallel GPR[rt]_{63..s}$

	DSRA	V		oublewor Arithmet				DSRA	V
Ī	31 2	6 25	21	20 1	6 15	11 1	10 6	5	0
	SPECIAL 000000		rs	rt	rd		0 0 0 0 0 0	DSRAV 0 1 0 1 1 1	
	6	•	5	5	5		5	6	_

DSRAV rd, rt, rs

Description:

The contents of general register *rt* are shifted right by the number of bits specified by the low-order six bits of general register *rs*, sign-extending the high-order bits. The result is placed in register *rd*.

Operation:

 $s \leftarrow \mathsf{GPR}[\mathsf{rs}]_{5..0}$ T: $\mathsf{GPR[rd]} \gets \mathsf{(GPR[rt]_{63})^{s}} \mid\mid \mathsf{GPR[rt]_{63..s}}$

DSRA32	Doubleword Shift Right Arithmetic + 32	DSRA32
--------	---	--------

	31 26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	00000	rt	rd	sa	DSRA32 1 1 1 1 1 1
-	6	5	5	5	5	6

DSRA32 rd, rt, sa

T:

Description:

The contents of general register rt are shifted right by 32+sa bits, signextending the high-order bits. The result is placed in register rd.

Operation:

s ←1 || sa GPR[rd] ← (GPR[rt]₆₃)^s || GPR[rt] _{63..s}

DSRL	•		Doubleword Shift Right Logical						DSRL						
31	26	25	21	20		16	15		11	10		6	5		0
SPECIAI 0 0 0 0 0 0		0 0 0 0	00		rt			rd			sa			DSRL 1 0 1	0
6		5			5			5			5			6	

DSRL rd, rt, sa

Description:

The contents of general register *rt* are shifted right by *sa* bits, inserting zeros into the high-order bits. The result is placed in register *rd*.

Operation:

T: $s \leftarrow 0 \parallel sa$ GPR[rd] $\leftarrow 0^{s} \parallel \text{GPR[rt]}_{63..s}$

DSRLV Doubleword Shift Right Logical Variable D	SRLV
---	------

31 26	25 21	20 16	15 11	10 6	5 0)
SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0 0	DSRLV 0 1 0 1 1 0	
6	5	5	5	5	6	-

DSRLV rd, rt, rs

Description:

The contents of general register *rt* are shifted right by the number of bits specified by the low-order six bits of general register *rs*, inserting zeros into the high-order bits. The result is placed in register *rd*.

Operation:

T: s ← GPR[rs]_{5..0} GPR[rd] ← 0^s || GPR[rt]_{63..s}

Doubleword Shift Right Logical + 32 DSRL32 **DSRL32**

31	26	25 21	20	16	15	11	10		6	5	0
SPECIA 0 0 0 0 0		0 0 0 0 0 0	rt		rd			sa		DSRL32 1 1 1 1 1 0	
6		5	5		5			5		6	

Format:

DSRL32 rd, rt, sa

T:

Description:

The contents of general register rt are shifted right by 32+sa bits, inserting zeros into the high-order bits. The result is placed in register rd.

Operation:

 $s \leftarrow 1 \parallel sa$ $GPR[rd] \leftarrow 0^{s} || GPR[rt]_{63..s}$

DSUB Doubleword Subtract

DSUB

31 26	25 2	1 20	16 15	11 10	6	5	0
SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	0.0	0000	DSUB 1 0 1 1 1 0	
6	5	5	5	•	5	6	

Format:

DSUB rd, rs, rt

Description:

The contents of general register *rt* are subtracted from the contents of general register *rs* to form a result. The result is placed into general register *rd*.

The only difference between this instruction and the DSUBU instruction is that DSUBU never traps on overflow.

An integer overflow exception takes place if the carries out of bits 62 and 63 differ (2's complement overflow). The destination register rd is not modified when an integer overflow exception occurs.

Operation:

T: $GPR[rd] \leftarrow GPR[rs] - GPR[rt]$

Exceptions:

Integer overflow exception

DSUBU Doubleword Subtract Unsigned DSUBU

31	26	25	21	20	16	15	1	1	10	6	5	()
	SPECIAL 0 0 0 0 0 0 0	rs		rt			rd		0 0 0 0	0 0		DSUBU 1 0 1 1 1 1	
	6	5		5			5		5			6	_

Format:

DSUBU rd, rs, rt


Description:

The contents of general register *rt* are subtracted from the contents of general register *rs* to form a result. The result is placed into general register *rd*.

The only difference between this instruction and the DSUB instruction is that DSUBU never traps on overflow. No integer overflow exception occurs under any circumstances.

Operation:

T: $GPR[rd] \leftarrow GPR[rs] - GPR[rt]$



Format: ERET

Description:

ERET is an instruction for returning from an interrupt, exception, or error trap. Unlike a branch or jump instruction, ERET does not execute the next instruction.

ERET must not itself be placed in a branch delay slot.

If the processor is servicing an error trap ($SR_2 = 1$), then load the PC from the *ErrorEPC* and clear the *ERL* bit of the *Status* register (SR_2). Otherwise ($SR_2 = 0$), load the PC from the *EPC*, and clear the *EXL* bit of the *Status* register (SR_1).

An ERET executed between a LL and SC also causes the SC to fail.

Operation:

```
T: if SR_2 = 1 then

PC \leftarrow ErrorEPC

SR \leftarrow SR_{31..3} \parallel 0 \parallel SR_{1..0}

else

PC \leftarrow EPC

SR \leftarrow SR_{31..2} \parallel 0 \parallel SR_0

endif

LLbit \leftarrow 0
```

Exceptions:

Coprocessor unusable exception

J	Jump	J	
31 26	25	0	
J 0 0 0 0 1 0	target		
6	26		

J target

Description:


The 26-bit target address is shifted left two bits and combined with the high-order bits of the address of the delay slot. The program unconditionally jumps to this calculated address with a delay of one instruction.

Operation:

 $\begin{array}{ll} \text{T:} & \text{temp} \leftarrow \text{target} \\ \text{T+1:} & \text{PC} \leftarrow \text{PC}_{63..28} \parallel \text{temp} \parallel 0^2 \end{array}$

JAL

JAL Jump And Link



Format:

JAL target

Description:

The 26-bit target address is shifted left two bits and combined with the high-order bits of the address of the delay slot. The program unconditionally jumps to this calculated address with a delay of one instruction. The address of the instruction after the delay slot is placed in the link register, r31.

Operation:

T: temp \leftarrow target GPR[31] \leftarrow PC + 8 T+1: PC \leftarrow PC _{63..28} || temp || 0²

L	JALR	Ju	mp And L	JALR		
	31 26	25 21	20 16	5 15 1 ⁷	1 10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	0 0 0 0 0 0	rd	00000	JALR 0 0 1 0 0 1
	6	5	5	5	5	6

Format: JALR rs JALR rd, rs

Description:

The program unconditionally jumps to the address contained in general register *rs*, with a delay of one instruction. The address of the instruction after the delay slot is placed in general register *rd*. The default value of *rd*, if omitted in the assembly language instruction, is 31.

Register specifiers *rs* and *rd* may not be equal, because such an instruction does not have the same effect when re-executed. However, an attempt to execute this instruction is *not* trapped, and the result of executing such an instruction is undefined.

Since instructions must be word-aligned, a **Jump and Link Register** instruction must specify a target register (*rs*) whose two low-order bits are zero. If these low-order bits are not zero, an address exception will occur when the jump target instruction is subsequently fetched.

Operation:

T:	temp ← GPR [rs] GPR[rd] ← PC + 8
T+1:	$PC \leftarrow temp$

R

JR	Jump Register	J

31	26	25	21 20	65 0
SPECIAL 0 0 0 0 0 0 0		rs	000 0000 0000 0000	JR 0 0 1 0 0 0
6		5	15	6

Format:

JR rs

Description:

The program unconditionally jumps to the address contained in general register *rs*, with a delay of one instruction.

Since instructions must be word-aligned, a **Jump Register** instruction must specify a target register (*rs*) whose two low-order bits are zero. If these low-order bits are not zero, an address exception will occur when the jump target instruction is subsequently fetched.

Operation:

T: T+1:	temp ← GPR[rs] PC ← temp	
	•	

Exceptions:

LB			Loa	d Byte		LB
31	26	25 21	20	16 15		0
LB 1 0 0 0	0 0	base	rt		offset	
6		5	5	•	16	

LB rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the byte at the memory location specified by the effective address are sign-extended and loaded into general register *rt*.

Operation:

T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base]
	$(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)$
	$pAddr \leftarrow pAddr_{PSIZE - 1 3} (pAddr_{20} xor ReverseEndian^3)$
	$mem \leftarrow LoadMemory$ (uncached, BYTE, pAddr, vAddr, DATA)
	byte \leftarrow vAddr ₂₀ xor BigEndianCPU ³
	$GPR[rt] \leftarrow (mem_{7+8*byte})^{56} \parallel mem_{7+8*byte8*byte}$

Exceptions:

LBU	L	.oad Byte	LBU	
31 26	25 21	20 16	15	0
LBU 1 0 0 1 0 0	base	rt	offset	
6	5	5	16	

LBU rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the byte at the memory location specified by the effective address are zero-extended and loaded into general register *rt*.

Operation:

T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base]
	(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
	$pAddr \leftarrow pAddr_{PSIZE - 13} \parallel (pAddr_{20} \text{ xor ReverseEndian}^3)$
	mem ← LoadMemory (uncached, BYTE, pAddr, vAddr, DATA)
	byte \leftarrow vAddr ₂₀ xor BigEndianCPU ³
	$GPR[rt] \leftarrow 0^{56} mem_{7+8* byte8* byte}$

Exceptions:

_D				Loa	ad D)ou	Ibleword		LD
31	26	25	21	20		16	15		0
LD 1 1 0 1	1 1		base		rt			offset	
6			5		5			16	

LD rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the 64-bit doubleword at the memory location specified by the effective address are loaded into general register *rt*.

If any of the three least-significant bits of the effective address are nonzero, an address error exception occurs.

Operation:

T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base]
	(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)
	$mem \leftarrow LoadMemory$ (uncached, DOUBLEWORD, pAddr, vAddr, DATA)
	$GPR[rt] \leftarrow mem$

Exceptions:

LDCz

LDCz Load Doubleword To Coprocessor

31 26	25 21	20 16	15 0
LDCz 1 1 0 1 x x*	base	rt	offset
6	5	5	16

Format:

LDCz rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The processor reads a doubleword from the addressed memory location and makes the data available to coprocessor unit *z*. The manner in which each coprocessor uses the data is defined by the individual coprocessor specifications.

If any of the three least-significant bits of the effective address are nonzero, an address error exception takes place.

This instruction is not valid for use with CPO.

This instruction is undefined when the least-significant bit of the *rt* field is non-zero.

Execution of the instruction referencing coprocessor 3 causes a reserved instruction exception, not a coprocessor unusable exception.

NOTE: *See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.


Operation:

T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base]
	(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
	mem ← LoadMemory (uncached, DOUBLEWORD, pAddr, vAddr, DATA)
	COPzLD (rt, mem)

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception Coprocessor unusable exception Reserved instruction exception (coprocessor 3)

Opcode Bit Encoding:



LDL		L	.oad	Doub	leword Left	LD	L
31	26	25	21 20	16	615	0	٦
LDL 0 1 1 (base		rt	off	iset	

5

Format:

6

LDL rt, offset(base)

5


Description:

This instruction can be used in combination with the LDR instruction to load a register with eight consecutive bytes from memory, when the bytes cross a doubleword boundary. LDL loads the left portion of the register with the appropriate part of the high-order doubleword; LDR loads the right portion of the register with the appropriate part of the low-order doubleword.

16

The LDL instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which can specify an arbitrary byte. It reads bytes only from the doubleword in memory which contains the specified starting byte. From one to eight bytes will be loaded, depending on the starting byte specified.

Conceptually, it starts at the specified byte in memory and loads that byte into the high-order (left-most) byte of the register; then it loads bytes from memory into the register until it reaches the low-order byte of the doubleword in memory. The least-significant (right-most) byte(s) of the register will not be changed.




The contents of general register *rt* are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register *rt* and a following LDL (or LDR) instruction which also specifies register *rt*.

No address exceptions due to alignment are possible.

Operation:

T:	vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ← pAddr _{PSIZE-13} (pAddr ₂₀ xor ReverseEndian ³)
	if BigEndianMem = 0 then pAddr ← pAddr _{PSIZE−13} 0 ³
	endif byte ← vAddr ₂₀ xor BigEndianCPU ³ mem ← LoadMemory (uncached, byte, pAddr, vAddr, DATA)
	$GPR[rt] \leftarrow mem_{7+8*byte0} \parallel GPR[rt]_{55-8*byte0}$

Given a doubleword in a register and a doubleword in memory, the operation of LDL is as follows:



	BigEndianCl	PU = 0		BigEndianCPU = 1				
vAddr ₂₀	destination	type	off	set	destination	type	offset	
20		-71	LEM	BEM			LEM	BEM
0	PBCDEFGH	0	0	7	ΙΙΚΙΜΝΟΡ	7	0	0
1	OPCDEFGH	1	0	6	ЈКЬММОРН	6	0	1
2	NOPDEFGH	2	0	5	К М М О Р G Н	5	0	2
3	ΜΝΟΡΕΓΟΡ	3	0	4	LMNOPFGH	4	0	3
4	LMNOPFGH	4	0	3	МNOPEFGH	3	0	4
5	K L M N O P G H	5	0	2	NOPDEFGH	2	0	5
6	Ј К L ММОРН	6	0	1	OPCDEFGH	1	0	6
7	IJKLMNOP	7	0	0	P B C D E F G H	0	0	7

LEMLittle-endian memory (BigEndianMem = 0) BEMBigEndianMem = 1 TypeAccessType (see Table 2.1 on page 3) sent to memory OffsetpAddr_{2..0} sent to memory

Exceptions:

	LDR	R		L	oad	Doul	ole	eword Right		L	DR
Γ	31	26	25	21	20		16	15			0
	LD 0 1 1	0R 011		base		rt			offset		

5

Format:

6

LDR rt, offset(base)

5


Description:

This instruction can be used in combination with the LDL instruction to load a register with eight consecutive bytes from memory, when the bytes cross a doubleword boundary. LDR loads the right portion of the register with the appropriate part of the low-order doubleword; LDL loads the left portion of the register with the appropriate part of the high-order doubleword.

16

The LDR instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which can specify an arbitrary byte. It reads bytes only from the doubleword in memory which contains the specified starting byte. From one to eight bytes will be loaded, depending on the starting byte specified.

Conceptually, it starts at the specified byte in memory and loads that byte into the low-order (right-most) byte of the register; then it loads bytes from memory into the register until it reaches the high-order byte of the doubleword in memory. The most significant (left-most) byte(s) of the register will not be changed.



The contents of general register *rt* are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register *rt* and a following LDR (or LDL) instruction which also specifies register *rt*.

No address exceptions due to alignment are possible.

Operation:

T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \mid\mid offset_{150}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} \mid\mid (pAddr_{20} xor \; ReverseEndian^3) \\ if\; BigEndianMem = 1 \; then \\ pAddr \leftarrow \; pAddr_{313} \mid\mid 0^3 \end{array}$
	endif byte ← vAddr _{2.0} xor BigEndianCPU ³
	mem \leftarrow LoadMemory (uncached, byte, pAddr, vAddr, DATA)
	$GPR[rt] \leftarrow GPR[rt]_{6364-8*byte} \parallel mem_{638*byte}$

Given a doubleword in a register and a doubleword in memory, the operation of LDR is as follows:

Register A	•	В	С	D	Е	F	G	Н
Memory I		J	к	L	М	N	0	Р

	BigEndianC	PU = 0			BigEndian	CPU =	1	
vAddr ₂₀	destination	type	off	set	destination	type	off	set
20			LEM	BEM		-71	LEM	BEM
0	ΙΙΚΙΜΝΟΡ	7	0	0	ABCDEFGI	0	7	0
1	AIJKLMNO	6	1	0	ABCDEFI J	1	6	0
2	A B I J K L M N	5	2	0	АВСДЕІЈК	2	5	0
3	ABCIJKLM	4	3	0	ABCDIJKL	3	4	0
4	A B C D I J K L	3	4	0	A B C I J K L M	4	3	0
5	A B C D E I J K	2	5	0	ABIJKLMN	5	2	0
6	A B C D E F I J	1	6	0	AIJKLMNO	6	1	0
7	ABCDEFGI	0	7	0	ΙΙΚΙΜΝΟΡ	7	0	0

LEMLittle-endian memory (BigEndianMem = 0) BEMBigEndianMem = 1 TypeAccessType (see Table 2.1 on page 3) sent to memory OffsetpAddr_{2..0} sent to memory

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception

LH				Load	d Ha	alfword		LH
31	26	25	21 2	20	16	15		0
	LH 0 0 0 1	base		rt			offset	
	6	5	•	5			16	

LH rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the halfword at the memory location specified by the effective address are sign-extended and loaded into general register *rt*.

If the least-significant bit of the effective address is non-zero, an address error exception occurs.

Operation:

T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset _{15.0}) + GPR[base]
	(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
	$pAddr \leftarrow pAddr_{PSIZE - 13} (pAddr_{20} xor (ReverseEndian 0))$
	mem \leftarrow LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA)
	byte \leftarrow vAddr _{2.0} xor (BigEndianCPU ² 0)
	$GPR[rt] \leftarrow (mem_{15+8^*byte})^{16} mem_{15+8^*byte..8^*} byte$

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception 31

LHU Load Halfword Unsigned

LHU 16 15 26 25 21 20 0 offset LHU base rt 100101 6 5 5 16

Format:

LHU rt, offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The contents of the halfword at the memory location specified by the effective address are zero-extended and loaded into general register rt.

If the least-significant bit of the effective address is non-zero, an address error exception occurs.

Operation:

T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base] (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) pAddr \leftarrow pAddr _{PSIZE - 13} (pAddr ₂₀ xor (ReverseEndian ² 0))
	mem \leftarrow LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA) byte \leftarrow vAddr _{2.0} xor (BigEndianCPU ² 0)
	$GPR[rt] \leftarrow 0^{48} mem_{15+8*byte8*byte}$

Exceptions:

TLB refill exception TLB invalid exception Bus Error exception Address error exception

_L				L	_oa	d L	inked	LL
31	26	25	21	20		16	15	0
1	LL 1 0 0 0 0	ba	ase		rt		offset	
	6		5		5		16	

LL rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the word at the memory location specified by the effective address are loaded into general register *rt*. The loaded word is sign-extended.

This instruction implicitly performs a SYNC operation; all loads and stores to shared memory fetched prior to the LL must access memory before the LL, and loads and stores to shared memory fetched subsequent to the LL must access memory after the LL. The processor begins checking the accessed word for modification by other processors and devices.

Load Linked and Store Conditional can be used to atomically update memory locations as shown:

L1: LL ADD SC BEQ	T1, (T0) T2, T1, 1 T2, (T0) T2, 0, L1	

This atomically increments the word addressed by T0. Changing the ADD to an OR changes this to an atomic bit set.

This instruction is available in User mode, and it is not necessary for CP0 to be enabled.

The operation of LL is undefined if the addressed location is uncached and, for synchronization between multiple processors, the operation of LL is undefined if the addressed location is noncoherent. A cache miss that occurs between LL and SC may cause SC to fail, so no load or store operation should occur between LL and SC, otherwise the SC may never be successful. Exceptions also cause SC to fail, so persistent exceptions must be avoided.

If either of the two least-significant bits of the effective address are nonzero, an address error exception takes place.

Operation:

Exceptions: TLB refill exception TLB invalid exception Bus error exception Address error exception

_LD		Loa	d Linked	Doubleword	LLD
31	26	25 21	20 16	5 15	0
	LD 0 1 0 0	base	rt	offset	
	6	5	5	16	

LLD rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the doubleword at the memory location specified by the effective address are loaded into general register *rt*.

This instruction implicitly performs a SYNC operation; all loads and stores to shared memory fetched prior to the LLD must access memory before the LLD, and loads and stores to shared memory fetched subsequent to the LLD must access memory after the LLD. The processor begins checking the accessed doubleword for modification by other processors and devices.

Load Linked Doubleword and Store Conditional Doubleword can be used to atomically update memory locations:

|--|

This atomically increments the word addressed by T0. Changing the ADD to an OR changes this to an atomic bit set.

The operation of LLD is undefined if the addressed location is uncached and, for synchronization between multiple processors, the operation of LLD is undefined if the addressed location is noncoherent. A cache miss that occurs between LLD and SCD may cause SCD to fail, so no load or store operation should occur between LLD and SCD, otherwise the SCD may never be successful. Exceptions also cause SCD to fail, so persistent exceptions must be avoided.

This instruction is available in User mode, and it is not necessary for CP0 to be enabled.

If any of the three least-significant bits of the effective address are nonzero, an address error exception takes place.

Operation:

T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base]
	(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
	mem ← LoadMemory (uncached, DOUBLEWORD, pAddr, vAddr, DATA)
	GPR[rt] ← mem
	LLbit $\leftarrow 1$
	SyncOperation()
	-)

Exceptions: TLB refill exception TLB invalid exception Bus error exception Address error exception

LUI			Lo	LUI		
	31	26	25 21	20 1	6_15	0
		_UI 1 1 1	00000	rt	immediate	
		6	5	5	16	

LUI rt, immediate

Description:

The 16-bit *immediate* is shifted left 16 bits and concatenated to 16 bits of zeros. The result is placed into general register *rt*. The loaded word is sign-extended.

Operation:

T: GPR[rt] \leftarrow (immediate₁₅)³² || immediate || 0¹⁶

LW		Load Word	LW
31	26 25	21 20 16 15	0

rt

5

Format:

LW

100011 6

LW rt, offset(base)

base

5

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the word at the memory location specified by the effective address are loaded into general register *rt*. The loaded word is sign-extended.

offset

16

If either of the two least-significant bits of the effective address is nonzero, an address error exception occurs.

Operation:

T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base]
	(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
	$pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} xor (ReverseEndian \parallel 0^2))$
	$mem \leftarrow LoadMemory$ (uncached, WORD, pAddr, vAddr, DATA)
	byte \leftarrow vAddr _{2.0} xor (BigEndianCPU 0 ²)
	$GPR[rt] \leftarrow (mem_{31+8*byte})^{32} mem_{31+8*byte8*byte}$

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception

LWCz Load Word To Coprocessor

LWCz

31	26	25 21	20 16	15	0
L\ 1 1 (NCz) 0 x x*	base	rt	offset	
	6	5	5	16	

Format:

LWCz rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The processor reads a word from the addressed memory location, and makes the data available to coprocessor unit *z*.

The manner in which each coprocessor uses the data is defined by the individual coprocessor specifications.

If either of the two least-significant bits of the effective address is nonzero, an address error exception occurs.

This instruction is not valid for use with CP0.

NOTE: *See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.


Operation:

T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base}
	(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
	$pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} \text{ xor } (ReverseEndian \parallel 0^2))$
	mem ← LoadMemory (uncached, DOUBLEWORD, pAddr, vAddr, DATA)
	byte \leftarrow vAddr _{2.0} xor (BigEndianCPU 0 ²)
	COPzLW (byte, rt, mem)

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception Coprocessor unusable exception

Opcode Bit Encoding:



LWI				Load Word Left					LWL	
31	26	25	21	20		16	15		0	
LV 1 0 0	VL 010		base		rt			offset		

5

Format:

6

LWL rt, offset(base)

5


Description:

This instruction can be used in combination with the LWR instruction to load a register with four consecutive bytes from memory, when the bytes cross a word boundary. LWL loads the left portion of the register with the appropriate part of the high-order word; LWR loads the right portion of the register with the appropriate part of the low-order word.

16

The LWL instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which can specify an arbitrary byte. It reads bytes only from the word in memory which contains the specified starting byte. From one to four bytes will be loaded, depending on the starting byte specified. The loaded word is sign-extended.

Conceptually, it starts at the specified byte in memory and loads that byte into the high-order (left-most) byte of the register; then it loads bytes from memory into the register until it reaches the low-order byte of the word in memory. The least-significant (right-most) byte(s) of the register will not be changed.




The contents of general register *rt* are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register *rt* and a following LWL (or LWR) instruction which also specifies register *rt*.

No address exceptions due to alignment are possible.

Operation:

T:	vAddr $\leftarrow ((\text{offset}_{15})^{48} \parallel \text{offset}_{150}) + \text{GPR}[\text{base}]$
	(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)
	pAddr ← pAddr _{PSIZE−13} (pAddr ₂₀ xor ReverseEndian ³)
	if BigEndianMem = 0 then
	$pAddr \leftarrow pAddr_{PSIZE-13} \parallel 0^3$
	endif
	byte $\leftarrow vAddr_{10}$ xor BigEndianCPU ²
	word \leftarrow vAddr ₂ xor BigEndianCPU
	mem \leftarrow LoadMemory (uncached, 0 byte, pAddr, vAddr, DATA)
	temp \leftarrow mem _{31+32*word-8*byte32*word} GPR[rt] _{23-8*byte0}
	$GPR[rt] \leftarrow (temp_{31})^{32} temp$

Given a doubleword in a register and a doubleword in memory, the operation of LWL is as follows:



	BigEndianCF	PU = 0			BigEndianC	PU =	1	
vAddr ₂₀	destination	type	offs	et	destination	type	offset	
20		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	LEM	BEM		., , , , , , , , , , , , , , , , , , ,	LEM	BEM
0	SSSSPFGH	0	0	7	SSSSIJKL	3	4	0
1	SSSSOPGH	1	0	6	SSSSJKLH	2	4	1
2	SSSSNOPH	2	0	5	SSSSKLGH	1	4	2
3	SSSSMNOP	3	0	4	SSSSLFGH	0	4	3
4	SSSSLFGH	0	4	3	SSSSMNOP	3	0	4
5	SSSSKLGH	1	4	2	SSSSNOPH	2	0	5
6	SSSSJKLH	2	4	1	SSSSOPGH	1	0	6
7	S S S S I J K L	3	4	0	SSSSPFGH	0	0	7

Key to table:

*LEM*Little-endian memory (BigEndianMem = 0) *BEM*BigEndianMem = 1 *Type*AccessType (see Table 2.1 on page 3) sent to memory *Offset*pAddr_{2..0} sent to memory *Ssign*-extend of destination₃₁

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception

LWR

LWR	Load Word Right
-----	-----------------

31 26	5 25 2 ²	1 20 16	15	0
LWR 100110	base	rt	offset	
6	5	5	16	

Format:


LWR rt, offset(base)

Description:

This instruction can be used in combination with the LWL instruction to load a register with four consecutive bytes from memory, when the bytes cross a word boundary. LWR loads the right portion of the register with the appropriate part of the low-order word; LWL loads the left portion of the register with the appropriate part of the high-order word.

The LWR instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which can specify an arbitrary byte. It reads bytes only from the word in memory which contains the specified starting byte. From one to four bytes will be loaded, depending on the starting byte specified. The loaded word is sign-extended.

Conceptually, it starts at the specified byte in memory and loads that byte into the low-order (right-most) byte of the register; then it loads bytes from memory into the register until it reaches the high-order byte of the word in memory. The most significant (left-most) byte(s) of the register will not be changed.



The contents of general register *rt* are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register *rt* and a following LWR (or LWL) instruction which also specifies register *rt*.

No address exceptions due to alignment are possible.

Operation:

T:	$ \begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{150}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} \ xor \ ReverseEndian^3) \\ if \ BigEndianMem = 1 \ then \\ \qquad $
	endif byte \leftarrow vAddr ₁₀ xor BigEndianCPU ² word \leftarrow vAddr ₂ xor BigEndianCPU mem \leftarrow LoadMemory (uncached, 0 byte, pAddr, vAddr, DATA) temp \leftarrow GPR[rt] _{3132-8*byte0} mem _{31+32*word-32*word+8*byte} GPR[rt] \leftarrow (temp ₃₁) ³² temp

Given a word in a register and a word in memory, the operation of LWR is as follows:

LWR								
Register	А	В	С	D	Е	F	G	Н
Memory	Ι	J	К	L	М	Ν	0	Ρ

	BigEn	BigEndianCPU = 0							BigEndianCPU = 1							
vAddr ₂₀	destination		type	off	set		destination				type	off	set			
20			.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	LEM	BEM									.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	LEM	BEM
0	SSSSMN	ΙΟΡ	0	0	4	S	S	s	s	Е	F	G	I	0	7	0
1	SSSSEN	1 N O	1	1	4	S	S	S	S	Е	F		J	1	6	0
2	SSSSEF	ΜN	2	2	4	S	S	S	S	Е	I,	J	ĸ	2	5	0
3	SSSSEF	GΜ	3	3	4	S	S	S	S	I	J	K	L	3	4	0
4	S S S S I J	ΚL	0	4	0	S	S	S	S	Е	F	G	М	0	3	4
5	SSSSEI	JΚ	1	5	0	S	S	S	S	Е	Γ	Μ	Ν	1	2	4
6	SSSSEF	ΙJ	2	6	0	S	S	S	S	Е	Μ	Ν	0	2	1	4
7	SSSSEF	GΙ	3	7	0	S	S	S	S	Μ	N	0	Ρ	3	0	4

Key to table:

LEMLittle-endian memory (BigEndianMem = 0) BEMBigEndianMem = 1 TypeAccessType (see Table 2.1 on page 3) sent to memory OffsetpAddr_{2..0} sent to memory Ssign-extend of destination₃₁

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception

LWU

LWU Load Word Unsigned

31 26	25 21	20 16	15	0
LWU 1 0 1 1 1 1	base	rt	offset	
6	5	5	16	

Format:

LWU rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the word at the memory location specified by the effective address are loaded into general register *rt*. The loaded word is zero-extended.

If either of the two least-significant bits of the effective address is nonzero, an address error exception occurs.

Operation:

T:	vAddr $\leftarrow ((\text{offset}_{15})^{48} \text{ offset}_{150}) + \text{GPR}[\text{base}]$
	(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)
	$pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} xor (ReverseEndian \parallel 0^2))$
	mem
	byte \leftarrow vAddr ₂₀ xor (BigEndianCPU 0^2)
	$GPR[rt] \leftarrow 0^{32} mem_{31+8*byte8*byte}$

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception

MFC0	Syste	Move m Contro	From OI Coproc	essor MFC0
31 26	25 21	20 16	15 11	10 0
COP0 0 1 0 0 0 0	MF 0 0 0 0 0	rt	rd	00000000000
6	5	5	5	11

MFC0 rt, rd

Description:

The contents of coprocessor register rd of the CPO are loaded into general register *rt.* May be used on both 32-bit and 64-bit CP0 registers.

Operation:

T: $data \leftarrow \mathsf{CPR[0,rd]}$ T+1: GPR[rt] \leftarrow (data₃₁)³² || data_{31.0}

Exceptions: Coprocessor unusable exception

MFCz Move From Coprocessor

MFCz

31	26	25	21	20		16	15		11	10			0
	COPz 1 0 0 x x*	N 0 0 0	IF 0 0 0		rt			rd		000	0 0 0 0 0	0000	
	6	•	5		5			5			11		

Note: *See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

Format:


MFCz rt, rd

Description:

The contents of coprocessor register *rd* of coprocessor *z* are loaded into general register *rt*.

Execution of the instruction referencing coprocessor 3 causes a reserved instruction exception, not a coprocessor unusable exception.


Operation:



Exceptions:

Coprocessor unusable exception Reserved instruction exception (coprocessor 3)

Opcode Bit Encoding:



MFHI	Μον	ve From HI		MFHI
31 26	25 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	rd	0 0 0 0 0 0	MFHI 0 1 0 0 0 0
6	10	5	5	6

MFHI rd

Description:

The contents of special register *HI* are loaded into general register *rd*. To ensure proper operation in the event of interruptions, the two instructions which follow a MFHI instruction may not be any of the instructions which modify the *HI* register: MULT, MULTU, DIV, DIVU, MTHI, DMULT, DMULTU, DDIV, DDIVU.

Operation:

T:

 $\mathsf{GPR}[\mathsf{rd}] \leftarrow \mathsf{HI}$

MFL	0			Μον	/e F	rom L	D			MFI	_0
31	26	25		16	15	1	1 10		6	5	0
SPE0 0 0 0 0		0 0	0 0 0 0 0	0000		rd		0 0 0 0 0 0		MFLC 0 1 0 0	
6			10			5		5		6	

Format: MFLO rd

Description:

The contents of special register *LO* are loaded into general register *rd*. To ensure proper operation in the event of interruptions, the two instructions which follow a MFLO instruction may not be any of the instructions which modify the *LO* register: MULT, MULTU, DIV, DIVU, MTLO, DMULT, DMULTU, DDIV, DDIVU.

Operation:

 $\mathsf{GPR}[\mathsf{rd}] \leftarrow \mathsf{LO}$

T:

Move To System Control Coprocessor MTCO

31	26	25 21	20 1	6 15	11 10	0
0	COP0 1 0 0 0 0	MT 0 0 1 0 0	rt	rd		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	6	5	5	5		11

Format:

MTC0 rt, rd

Description:

The contents of general register *rt* are loaded into coprocessor register *rd* of CP0.

Because the state of the virtual address translation system may be altered by this instruction, the operation of load instructions, store instructions, and TLB operations immediately prior to and after this instruction are undefined.

Operation:

data ← GPR[rt] CPR[0,rd] ← data

Exceptions:

Coprocessor unusable exception

	MT	Ċz	Мс	ve To Co	process	or	MTC	Z
ſ	31	26	25 21	20 16	15 1	1 10		0
	0	COPz 1 0 0 x x*	MT 0 0 1 0 0	rt	rd	000	0 0 0 0 0 0 0 0 0 0	
		6	5	5	5		11	

MTCz rt, rd

Description:

The contents of general register *rt* are loaded into coprocessor register *rd* of coprocessor *z*. Execution of the instruction referencing coprocessor 3 causes a reserved instruction exception, not a coprocessor unusable exception.


Operation:

T: data ← GPR[rt]_{31..0} T+1: if rd₀ = 0 CPR[z,rd_{4..1} || 0] ← CPR[z, rd_{4..1} || 0]_{63..32} || data else CPR[z,rd_{4..1} || 0] ← data || CPR[z,rd_{4..1} || 0]_{31..0} endif

Exceptions:

Coprocessor unusable exception Reserved instruction exception (coprocessor 3)

*Opcode Bit Encoding:



MTHI			Move To	HI		MTH
31	26	25	21 20		65	0
SPECIAL 0 0 0 0 0 0		r	s 0000	000000000000000000000000000000000000000	0 0	MTHI 0 1 0 0 0 1
6			5	15		6

Format: MTHI rs

Description:

The contents of general register *rs* are loaded into special register *HI*. If a MTHI operation is executed following a MULT, MULTU, DIV, or DIVU instruction, but before any MFLO, MFHI, MTLO, or MTHI instructions, the contents of special register *LO* are undefined.

Operation:

T–2:	$HI \leftarrow undefined$
T–1:	$HI \leftarrow undefined$
T:	$HI \leftarrow GPR[rs]$

Exceptions:

None

MTLO	Move To LO	MTL	(
------	------------	-----	---


31	26	25 21	20 6	5 0
SPECIAL 0 0 0 0 0 0 0		rs	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	MTLO 0 1 0 0 1 1
6		5	15	6

Format: MTLO rs

Description:

The contents of general register *rs* are loaded into special register *LO*. If a MTLO operation is executed following a MULT, MULTU, DIV, or DIVU instruction, but before any MFLO, MFHI, MTLO, or MTHI instructions, the contents of special register *HI* are undefined.

Operation:



NULT		Mul	tiply	MUL	Т
31 26	25	21 20 1	6 15 6	65 C)
SPECIAL 0 0 0 0 0 0 0	rs	rt	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	MULT 0 1 1 0 0 0	
6	5	5	10	6	

MULT rs, rt

Description:

The contents of general registers *rs* and *rt* are multiplied, treating both operands as 32-bit 2's complement values. No integer overflow exception occurs under any circumstances. The operands must be valid 32-bit, sign-extended values.

When the operation completes, the low-order word of the double result is loaded into special register *LO*, and the high-order word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two other instructions.

Operation:

-2: LO HI -1: LO HI t LO HI	$ \begin{array}{l} \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ GPR}[rs]_{310} * \text{ GPR}[rt]_{310} \\ \leftarrow (t_{31})^{32} \mid\mid t_{310} \\ \leftarrow (t_{63})^{32} \mid\mid t_{6332} \end{array} $	

Exceptions:

None

MULTU

MULTU Multiply Unsigned

3	1 26	25	21 20	16 1	5 6	5	0
	SPECIAL 0 0 0 0 0 0 0	rs	rt		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	MULTU 0 1 1 0 0 1	
	6	5	5		10	6	

Format:

MULTU rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are multiplied, treating both operands as unsigned values. No overflow exception occurs under any circumstances. The operands must be valid 32-bit, sign-extended values.

When the operation completes, the low-order word of the double result is loaded into special register *LO*, and the high-order word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two instructions.

Operation:

Exceptions:

None

NOR					or				N	OR
	31 26	25	21 20	16	6 15	11	10	6	5	0
	SPECIAL 0 0 0 0 0 0 0	rs		rt	rd		00	0 0 0 0	NOR 1 0 0 1 1	1
	6	5	·	5	5		Ę	5	6	

NOR rd, rs, rt

Т:

Description:

The contents of general register *rs* are combined with the contents of general register *rt* in a bit-wise logical NOR operation. The result is placed into general register *rd*.

Operation:

GPR[rd] ← GPR[rs] nor GPR[rt]

OR

OR	Or

T:

Γ	31	26 25	21	20 [·]	16 15	11 10	6	5	0
	SPECIA 0 0 0 0 0 0		rs	rt	rd	0	0000	OR 1 0 0 1 0 1	
	6		5	5	5		5	6	

Format:

OR rd, rs, rt

Description:

The contents of general register *rs* are combined with the contents of general register *rt* in a bit-wise logical OR operation. The result is placed into general register *rd*.

Operation:

 $GPR[rd] \leftarrow GPR[rs] \text{ or } GPR[rt]$

	ORI		Or Imn	nediate	ORI
ſ	31 26	25 2 [,]	1 20 16	15	0
	ORI 0 0 1 1 0 1	rs	rt	immediate	
	6	5	5	16	

ORI rt, rs, immediate

Description:

The 16-bit *immediate* is zero-extended and combined with the contents of general register *rs* in a bit-wise logical OR operation. The result is placed into general register rt.

Operation:

 $GPR[rt] \leftarrow GPR[rs]_{63..16} \parallel (immediate or GPR[rs]_{15..0})$ T:

(SB			:	Store Byte				S	SB		
	31	26	25	21	20		16	15				0
	SE 1 0 1 (bas	se		rt			0	ffset		
	6		5)		5			1	6		_

SB rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The least-significant byte of register *rt* is stored at the effective address.

Operation:

T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base]
	(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
	$pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} xor ReverseEndian^3)$
	byte \leftarrow vAddr _{2 0} xor BigEndianCPU ³
	data $\leftarrow \text{GPR[rt]}_{63-8*byte0} \parallel 0^{8*byte}$
	StoreMemory (uncached, BYTE, data, pAddr, vAddr, DATA)

Exceptions:

	SC			Store Co	onditional	SC
Γ	31	26	25 21	20 1	6 15	0
	1 1	SC 1 0 0 0	base	rt	offs	set
	L	6	5	5	16	

SC rt, offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of general register *rt* are conditionally stored at the memory location specified by the effective address.

This instruction implicitly performs a SYNC operation; loads and stores to shared memory fetched prior to the SC must access memory before the SC; loads and stores to shared memory fetched subsequent to the SC must access memory after the SC.

If any other processor or device has modified the physical address since the time of the previous Load Linked instruction, or if an ERET instruction occurs between the Load Linked instruction and this store instruction, the store fails and is inhibited from taking place.

The success or failure of the store operation (as defined above) is indicated by the contents of general register *rt* after execution of the instruction. A successful store sets the contents of general register *rt* to 1; an unsuccessful store sets it to 0.

The operation of Store Conditional is undefined when the address is different from the address used in the last Load Linked.

This instruction is available in User mode; it is not necessary for CP0 to be enabled.

If either of the two least-significant bits of the effective address is nonzero, an address error exception takes place.

If this instruction should both fail and take an exception, the exception takes precedence.

Operation:

T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base] (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) pAddr \leftarrow pAddr _{PSIZE-13} (pAddr ₂₀ xor (ReverseEndian 0 ²)) data \leftarrow GPR[rt] _{63-8*byte0} 0 ^{8*byte} if LLbit then
	StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA) endif GPR[rt] $\leftarrow 0^{63}$ LLbit SyncOperation()

Exceptions:

SCD

SCD Store Conditional Doubleword

31 26	5 25 21	20 16	15	0
SCD 1 1 1 1 0 0	base	rt	offset	
6	5	5	16	

Format:

SCD rt, offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of general register *rt* are conditionally stored at the memory location specified by the effective address.

This instruction implicitly performs a SYNC operation; loads and stores to shared memory fetched prior to the SCD must access memory before the SCD; loads and stores to shared memory fetched subsequent to the SCD must access memory after the SCD.

If any other processor or device has modified the physical address since the time of the previous Load Linked Doubleword instruction, or if an ERET instruction occurs between the Load Linked Doubleword instruction and this store instruction, the store fails and is inhibited from taking place.

The success or failure of the store operation (as defined above) is indicated by the contents of general register *rt* after execution of the instruction. A successful store sets the contents of general register *rt* to 1; an unsuccessful store sets it to 0.

The operation of Store Conditional Doubleword is undefined when the address is different from the address used in the last Load Linked Doubleword.

This instruction is available in User mode; it is not necessary for CP0 to be enabled.

If either of the three least-significant bits of the effective address is non-zero, an address error exception takes place.

If this instruction should both fail and take an exception, the exception takes precedence.

Operation:

T:	vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base]
	(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
	data \leftarrow GPR[rt]
	if LLbit then
	StoreMemory (uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)
	endif
	GPR[rt] ← 0 ⁶³ LLbit
	SyncOperation()

Exceptions:

SD

Store Doubleword

SD

31	26	25 21	20 16	15	0
1 1	SD 1 1 1 1 1	base	rt	offset	
	6	5	5	16	

Format:

SD rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of general register *rt* are stored at the memory location specified by the effective address.

If either of the three least-significant bits of the effective address are non-zero, an address error exception occurs.

Operation:

T: vAddr \leftarrow ((offset₁₅)⁴⁸ || offset_{15.0}) + GPR[base]

 $(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)$

 $data \gets GPR[rt]$

StoreMemory (uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)

Exceptions:

SDCz			Store Doubleword From Coprocessor					SDCz
31	26	25	21 20		16	15		0
1	SDCz 1 1 1 1 x x*	base		rt			offset	
	6	5		5			16	

SDCz rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. Coprocessor unit *z* sources a doubleword, which the processor writes to the addressed memory location. The data to be stored is defined by individual coprocessor specifications.

If any of the three least-significant bits of the effective address are nonzero, an address error exception takes place.

This instruction is not valid for use with CP0.

This instruction is undefined when the least-significant bit of the *rt* field is non-zero.

Operation:


T :	$vAddr \leftarrow ((offset_{15})^{48} \mid offset_{15,0}) + GPR[base]$
	$(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)$
	$data \leftarrow COPzSD(rt),$
	StoreMemory (uncached, DOUBLEWORD, data, pAddr,
	vAddr, DATA)

Note: *See the table in this section under "Opcode Bit Encoding." Also see "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

Exceptions:

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception Coprocessor unusable exception

Opcode Bit Encoding:



	SDI		St	ore Douk	bleword Left	SDL
ĺ	31	26	25 21	20 10	6 15	0
		SDL 1 1 0 0	base	rt	offset	
		6	5	5	16	

SDL rt, offset(base)


Description:

This instruction can be used with the SDR instruction to store the contents of a register into eight consecutive bytes of memory, when the bytes cross a doubleword boundary. SDL stores the left portion of the register into the appropriate part of the high-order doubleword of memory; SDR stores the right portion of the register into the appropriate part of the low-order doubleword.

The SDL instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which may specify an arbitrary byte. It alters only the word in memory which contains that byte. From one to four bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the most-significant byte of the register and copies it to the specified byte in memory; then it copies bytes from register to memory until it reaches the low-order byte of the word in memory.

No address exceptions due to alignment are possible.



Operation:

T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base]
	$(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)$
	pAddr \leftarrow pAddr _{PSIZE -13} (pAddr ₂₀ xor ReverseEndian ³)
	If BigEndianMem = 0 then
	$pAddr \leftarrow pAddr_{313} \parallel 0^3$
	endif
	byte \leftarrow vAddr _{2.0} xor BigEndianCPU ³
C	data $\leftarrow 0^{56-8*byte} \parallel \text{GPR[rt]}_{6356-8*byte}$
	Storememory (uncached, byte, data, pAddr, vAddr, DATA)

Given a doubleword in a register and a doubleword in memory, the operation of SDL is as follows:

SDL								_
Register	А	В	С	D	Е	F	G	Н
Memory	Ι	J	К	L	М	N	0	Ρ

	BigEndianCl	PU = 0		BigEndianCPU = 1	
			off	set	offset
vAddr ₂₀	destination	type	LEM	BEM	destination type LEM BEM
0	ΙΙΚΙΜΝΟΑ	0	0	7	ABCDEFGH 7 0 0
1	ΙΙΚΙΜΝΑΒ	1	0	6	IABCDEFG 6 0 1
2	IJKLMABC	2	0	5	IJABCDEF 5 0 2
3	IJKLABCD	3	0	4	IJKABCDE 4 0 3
4	IJKABCDE	4	0	3	IJKLABCD 3 0 4
5	IJABCDEF	5	0	2	IJKLMABC 2 0 5
6	IABCDEFG	6	0	1	IJKLMNAB 1 0 6
7	ABCDEFGH	7	0	0	IJKLMNOA 0 07

Little-endian memory (BigEndianMem = 0) LEM

BEM BigEndianMem = 1 *Type* AccessType (see Table 2.1 on page 2-3) sent to memory *Offset* pAddr_{2..0} sent to memory

Exceptions:

TLB refill exception TLB invalid exception

TLB modification exception

Bus error exception

Address error exception

SDR Store Doubleword Right

SDR

31 26	25 21	20 16	15	0
SDR 1 0 1 1 0 1	base	rt	offset	
6	5	5	16	

Format:


SDR rt, offset(base)

Description:

This instruction can be used with the SDL instruction to store the contents of a register into eight consecutive bytes of memory, when the bytes cross a boundary between two doublewords. SDR stores the right portion of the register into the appropriate part of the low-order doubleword; SDL stores the left portion of the register into the appropriate part of the low-order part of the low-order doubleword of memory.

The SDR instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which may specify an arbitrary byte. It alters only the word in memory which contains that byte. From one to eight bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the least-significant (rightmost) byte of the register and copies it to the specified byte in memory; then it copies bytes from register to memory until it reaches the high-order byte of the word in memory. No address exceptions due to alignment are possible.



Operation:

T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset _{15.0}) + GPR[base]
	$(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)$
	pAddr ← pAddr _{PSIZE – 13} (pAddr ₂₀ xor ReverseEndian ³)
	If BigEndianMem = 0 then
	pAddr \leftarrow pAddr _{PSIZE - 313} 0 ³
	endif
	byte \leftarrow vAddr _{1 0} xor BigEndianCPU ³
	byte $\leftarrow vAddr_{10} xor BigEndianCPU^3$ data $\leftarrow GPR[rt]_{63-8*byte} \parallel 0^{8*byte}$
	StoreMemory (uncached, DOUBLEWORD-byte, data, pAddr, vAddr,

Given a doubleword in a register and a doubleword in memory, the operation of SDR is as follows:

SDR								
Register	А	В	С	D	Е	F	G	Н
Memory	Ι	J	К	L	М	Ν	0	Ρ

	BigEndianC	PU = 0			BigEndianCPU = 1					
برامام م	de a dive a di a v	_	off	set			offset			
vAddr ₂₀	destination	type	LEM	BEM	destination	type	LEM	BEM		
0	ABCDEFGH	7	0	0	НЈКЬММОР	0	7	0		
1	BCDEFGHP	6	1	0	G H K L M N O P	1	6	0		
2	CDEFGHOP	5	2	0	F G H L M N O P	2	5	0		
3	DEFGHNOP	4	3	0	ЕГСНММОР	3	4	0		
4	ЕГGНМNОР	3	4	0	DEFGHNOP	4	3	0		
5	FGHLMNOP	2	5	0	CDEFGHOP	5	2	0		
6	GHKLMNOP	1	6	0	BCDEFGHP	6	1	0		
7	Η J Κ L Μ Ν Ο Ρ	0	7	0	ABCDEFGH	7	0	0		

LEM Little-endian memory (BigEndianMem = 0)

BEM BigEndianMem = 1

AccessType (see Table 2.1 on page 2-3) sent to memory $pAddr_{2..0}$ sent to memory Type *Offset*

Exceptions: TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

SH					St	ore	e Ha	alfword		SH	
31	26	25		21	20		16	15		0	
SH 1 0 1 (base			rt			offset		
6			5			5			16		

SH rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address. The least-significant halfword of register *rt* is stored at the effective address. If the least-significant bit of the effective address is non-zero, an address error exception occurs.

Operation:

vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
$pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} \text{ xor } (ReverseEndian^2 \parallel 0))$
byte \leftarrow vAddr _{2.0} xor (BigEndianCPU ² 0)
data ← GPR[rt] _{63-8*byte0} 0 ^{8*byte}
StoreMemory (uncached, HALFWORD, data, pAddr, vAddr, DATA)

Exceptions:

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

6

)	SLL	Shift Left Logical									SLI			
	31	26	25	21	20	16	15	11	10		6	5		0
	SPE 0 0 0	CIAL 0 0 0	0 0	0 0 0 0		rt		rd		sa		0 0	SLL 0 0 0 0	

Format:

6

SLL rd, rt, sa

5

Description:

The contents of general register *rt* are shifted left by *sa* bits, inserting zeros into the low-order bits.

5

5

The result is placed in register *rd*.

5

The operand must be a valid sign-extended, 32-bit value.

Operation:

T: $s \leftarrow 0 \parallel sa$

> $\mathsf{temp} \gets \mathsf{GPR}[\mathsf{rt}]_{31\text{-}s..0} \parallel \mathsf{0}^s$ $GPR[rd] \leftarrow (temp_{31})^{32} || temp$

SLLV Shift Left Logical Variable SLLV

31 26	25 2	1 20 1	6 15 1	1 10 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	SLLV 0 0 0 1 0 0
6	5	5	5	5	6

Format:

SLLV rd, rt, rs

Description:

The contents of general register *rt* are shifted left the number of bits specified by the low-order five bits contained in general register *rs*, inserting zeros into the low-order bits.

The result is placed in register *rd*.

The operand must be a valid sign-extended, 32-bit value.

Operation:

T:	$s \gets 0 \mid\mid GP[rs]_{40}$
	$temp \gets GPR[rt]_{(31\text{-}s)0} \parallel 0^{s}$
	$GPR[rd] \gets (temp_{31})^{32} \mid\mid temp$

6

SLT					Set On Less Than							SLT		
	31	26	25		21	20	16	15	1	1 10	6	5		0
	SPE(0 0 0 0			rs		rt			rd	0	0 0 0 0 0		SLT 101010)

Format:

6

SLT rd, rs, rt

5

Description:

The contents of general register *rt* are subtracted from the contents of general register rs. Considering both quantities as signed integers, if the contents of general register rs are less than the contents of general register *rt*, the result is set to one; otherwise the result is set to zero.

5

5

The result is placed into general register *rd*.

5

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

if GPR[rs] < GPR[rt] then GPR[rd] $\leftarrow 0^{63} \parallel 1$ T: else $\mathsf{GPR[rd]} \gets 0^{64}$ endif

SLTI Set On Less Than Immediate

SLTI

31 26	25 21	20 16	15	0
SLTI 0 0 1 0 1 0	rs	rt	immediate	
6	5	5	16	

Format:

SLTI rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and subtracted from the contents of general register *rs.* Considering both quantities as signed integers, if *rs* is less than the sign-extended immediate, the result is set to one; otherwise the result is set to zero.

The result is placed into general register *rt*.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

T:	if GPR[rs] < (immediate ₁₅) ⁴⁸ immediate ₁₅₀ then GPR[rd] $\leftarrow 0^{63}$ 1
	else GPR[rd] ← 0 ⁶⁴
	endif

Exceptions:

None

,	SL1	ΓIU		On Less Than liate Unsigned	SLTIU
	31	26 25	21 20	16 15	0

1	<u> </u>		_0 .0	
	SLTIU 0 0 1 0 1 1	rs	rt	immediate
	6	5	5	16

SLTIU rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and subtracted from the contents of general register *rs.* Considering both quantities as unsigned integers, if *rs* is less than the sign-extended immediate, the result is set to one; otherwise the result is set to zero.

The result is placed into general register *rt*.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

T: if (0 || GPR[rs]) < 0 || (immediate₁₅)⁴⁸ || immediate_{15.0} then GPR[rd] $\leftarrow 0^{63}$ || 1 else GPR[rd] $\leftarrow 0^{64}$ endif

SLTU		Set C	On Less T	han Uns	signed	SLTU
31 26	25	21	20 16	15 1	1 10 6	5 0
SPECIAL 0 0 0 0 0 0 0		rs	rt	rd	00000	SLTU 1 0 1 0 1 1
6		5	5	5	5	6

SLTU rd, rs, rt

Description:

The contents of general register *rt* are subtracted from the contents of general register *rs*. Considering both quantities as unsigned integers, if the contents of general register *rs* are less than the contents of general register *rt*, the result is set to one; otherwise the result is set to zero.

The result is placed into general register *rd*.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

T: if $(0 \mid | \text{ GPR[rs]}) < 0 \mid | \text{ GPR[rt]}$ then $GPR[rd] \leftarrow 0^{63} \mid | 1$ else $GPR[rd] \leftarrow 0^{64}$ endif

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0 0	0 0 0 0 0 0	rt	rd	sa	SRA 0 0 0 0 1 1
6	5	5	5	5	6

SRA rd, rt, sa

Description:

The contents of general register *rt* are shifted right by *sa* bits, sign-extending the high-order bits. The result is placed in register *rd*.

The operand must be a valid sign-extended, 32-bit value.

Operation:

 $s \leftarrow 0 \parallel sa$ T:

 $\mathsf{temp} \leftarrow (\mathsf{GPR}[\mathsf{rt}]_{31})^{\mathsf{s}} \parallel \mathsf{GPR}[\mathsf{rt}]_{31..\mathsf{s}}$

 $\mathsf{GPR}[\mathsf{rd}] \gets (\mathsf{temp}_{31})^{32} \mid\mid \mathsf{temp}$

SRAV		Shif Arithme	t Right tic Variabl	le	SRAV
31 26	25	21 20	16 15 1	1 10 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	SRAV 0 0 0 1 1 1
6	5	5	5	5	6

SRAV rd, rt, rs

Description:

The contents of general register *rt* are shifted right by the number of bits specified by the low-order five bits of general register *rs*, sign-extending the high-order bits.

The result is placed in register *rd*.

The operand must be a valid sign-extended, 32-bit value.

Operation:

 $\begin{array}{ll} \text{T:} & s \leftarrow \text{GPR[rs]}_{4..0} \\ & \text{temp} \leftarrow \left(\text{GPR[rt]}_{31}\right)^{s} || \ \text{GPR[rt]}_{31..s} \\ & \text{GPR[rd]} \leftarrow \left(\text{temp}_{31}\right)^{32} || \ \text{temp} \end{array}$

SRL	Shift Right Logical	SRL

31	26	25 2	1 20	16	15	11	10		6	5	0
SPEC 0 0 0 0		00000	rt		rd			sa		SRL 0 0 0 0 1 0	
6		5	:	5	5			5		6	

SRL rd, rt, sa

Description:

The contents of general register *rt* are shifted right by *sa* bits, inserting zeros into the high-order bits. The result is placed in register *rd*. The operand must be a valid sign-extended, 32-bit value.

Operation:

T: $s \gets 0 \parallel sa$

temp
$$\leftarrow 0^{\text{s}} || \text{GPR[rt]}_{31..\text{s}}$$

 $GPR[rd] \leftarrow (temp_{31})^{32} \parallel temp$

SRLV Shift Right Logical Variable SRLV

31	26	25	21	20	16	15	11	10	6	5		0
SPE 0 0 0	CIAL 0 0 0	rs		rt			rd	0 0	0 0 0 0	0	SRLV 0 0 1 1 0	
	6	5		5			5	•	5		6	•

Format:

SRLV rd, rt, rs

Description:

The contents of general register *rt* are shifted right by the number of bits specified by the low-order five bits of general register *rs*, inserting zeros into the high-order bits.

The result is placed in register *rd*.

The operand must be a valid sign-extended, 32-bit value.

Operation:

6

(SUB	8					Su	bt	rac	t					SU	B
	31	26	25		21	20		16	15		11	10	6	5	()
	SPE(0 0 0 0			rs			rt			rd		0 (0000	1	SUB 0 0 0 1 0	

5

Format:

6

SUB rd, rs, rt

5

Description:

The contents of general register *rt* are subtracted from the contents of general register *rs* to form a result. The result is placed into general register *rd*. The operands must be valid sign-extended, 32-bit values.

5

5

The only difference between this instruction and the SUBU instruction is that SUBU never traps on overflow.

An integer overflow exception takes place if the carries out of bits 30 and 31 differ (2's complement overflow). The destination register rd is not modified when an integer overflow exception occurs.

Operation:

T: temp \leftarrow GPR[rs] - GPR[rt] GPR[rd] \leftarrow (temp₃₁)³² || temp_{31.0}

Exceptions:

Integer overflow exception

SUBU

Subtract Unsigned

SUBU

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0 0	SUBU 1 0 0 0 1 1
6	5	5	5	5	6

Format:

SUBU rd, rs, rt

Description:

The contents of general register *rt* are subtracted from the contents of general register *rs* to form a result.

The result is placed into general register *rd*.

The operands must be valid sign-extended, 32-bit values.

The only difference between this instruction and the SUB instruction is that SUBU never traps on overflow. No integer overflow exception occurs under any circumstances.

Operation:

T: temp
$$\leftarrow$$
 GPR[rs] - GPR[rt]
GPR[rd] \leftarrow (temp₃₁)³² || temp_{31.0}

Exceptions:

None

$\mathbf{J}\mathbf{V}\mathbf{V}$

Store Word

SW

31	26	25 2	1 20	16	15 (0
	SW 1 0 1 1	base	rt		offset	
	6	5	5		16	

Format:

SW rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of general register *rt* are stored at the memory location specified by the effective address.

If either of the two least-significant bits of the effective address are nonzero, an address error exception occurs.

Operation:

T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset _{15,0}) + GPR[base]
	(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
	pAddr \leftarrow pAddr _{PSIZE-13} (pAddr ₂₀ xor (ReverseEndian 0 ²)
	byte \leftarrow vAddr ₂₀ xor (BigEndianCPU 0 ²)
	data $\leftarrow \text{GPR[rt]}_{63-8*byte} \parallel 0^{8*byte}$
	StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)

Exceptions:

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

SWCz

SWCz Store Word From Coprocessor

31 26	25 21	20 16	15	0
SWCz 1 1 1 0 x x*	base	rt	offset	
6	5	5	16	

Format:

SWCz rt, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. Coprocessor unit *z* sources a word, which the processor writes to the addressed memory location.

The data to be stored is defined by individual coprocessor specifications.

This instruction is not valid for use with CP0.

If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.

Execution of the instruction referencing coprocessor 3 causes a reserved instruction exception, not a coprocessor unusable exception.

Operation:


T: vAddr ← ((offset ₁₅) ⁴⁸ offset _{15.0}) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
$pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} xor (ReverseEndian \parallel 0^2)$
byte \leftarrow vAddr ₂₀ xor (BigEndianCPU 0^2)
data ← COPzSW (byte,rt)
StoreMemory (uncached, WORD, data, pAddr, vAddr DATA)

Note: *See the table in this section under "Opcode Bit Encoding." Also see "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

Exceptions:

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception Coprocessor unusable exception Reserved instruction exception (coprocessor 3)

Opcode Bit Encoding:



SV	NL					St	ore	W	ord Left		SWL
31		26	25		21	20		16	15		0
	SWL 1 0 1 0 1	10		base			rt			offset	
	6			5			5			16	

SWL rt, offset(base)


Description:

This instruction can be used with the SWR instruction to store the contents of a register into four consecutive bytes of memory, when the bytes cross a word boundary. SWL stores the left portion of the register into the appropriate part of the high-order word of memory; SWR stores the right portion of the register into the appropriate part of the low-order word.

The SWL instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which may specify an arbitrary byte. It alters only the word in memory which contains that byte. From one to four bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the most-significant byte of the register and copies it to the specified byte in memory; then it copies bytes from register to memory until it reaches the low-order byte of the word in memory.

No address exceptions due to alignment are possible.



Operation:

T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset _{15.0}) + GPR[base] (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) pAddr \leftarrow pAddr _{PSIZE - 13} (pAddr ₂₀ xor ReverseEndian ³) If BigEndianMem = 0 then
	$pAddr \leftarrow pAddr_{312} \parallel 0^2$
	endif
	byte \leftarrow vAddr ₁₀ xor BigEndianCPU ²
	if (vAddr ₂ xor BigEndianCPU) = 0 then
	data $\leftarrow 0^{32} \parallel 0^{24-8*byte} \parallel \text{GPR}[\text{rt}]_{3124-8*byte}$
	else
	data ← 0 ^{24-8*byte} GPR[rt] _{3124-8*byte} 0 ³²
	endif
	StoreMemory(uncached, byte, data, pAddr, vAddr, DATA)

Given a doubleword in a register and a doubleword in memory, the operation of SWL is as follows:

SWL								
Register	А	В	С	D	Е	F	G	Н
Memory	Ι	J	К	L	М	Ν	0	Р

	BigEndianC	PU = 0		BigEndianCPU = 1				
			offset				offs	et
vAddr ₂₀	destination	type	LEM	BEM	destination	type	LEM I	BEM
0	IJKLMNOE	0	0	7	ЕГСНММОР	3	4	0
1	I J K L M N E F	1	0	6	IEFGMNOP	2	4	1
2	IJKLMEFG	2	0	5	ΙЈΕΓΜΝΟΡ	1	4	2
3	I J K L E F G H	3	0	4	ΙΙΚΕΜΝΟΡ	0	4	3
4	І ЈКЕММОР	0	4	3	IJKLEFGH	3	0	4
5	ΙЈΕΓΜΝΟΡ	1	4	2	IJKLMEFG	2	0	5
6	І Е	2	4	1	IJKLMNEF	1	0	6
7	ЕҒGНМNOP	3	4	0	ΙΙΚΙΜΝΟΕ	0	0	7

LEM Little-endian memory (BigEndianMem = 0)

BEM BigEndianMem = 1

TypeAccessType (see Table 2.1 on page 2-3) sent to memory

Öffset pAddr_{2..0} sent to memory

Exceptions:

- TLB refill exception
- TLB invalid exception
- TLB modification exception
- Bus error exception
- Address error exception

(S١	NR				Sto	ore \	Wo	ord Right		SWR
	31		26	25	21	20		16	15		0
		SWR 10111	0	base			rt			offset	
		6		5			5			16	

SWR rt, offset(base)


Description:

This instruction can be used with the SWL instruction to store the contents of a register into four consecutive bytes of memory, when the bytes cross a boundary between two words. SWR stores the right portion of the register into the appropriate part of the low-order word; SWL stores the left portion of the register into the appropriate part of the low-order word of memory.

The SWR instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which may specify an arbitrary byte. It alters only the word in memory which contains that byte. From one to four bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the least-significant (rightmost) byte of the register and copies it to the specified byte in memory; then copies bytes from register to memory until it reaches the high-order byte of the word in memory.

No address exceptions due to alignment are possible.



Operation:

T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{150}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} \ xor \ ReverseEndian^3) \\ If \ BigEndianMem = 0 \ then \\ pAddr \leftarrow pAddr_{312} \parallel 0^2 \\ endif \\ byte \leftarrow vAddr_{10} \ \ xor \ BigEndianCPU^2 \\ if \ (vAddr_2 \ xor \ BigEndianCPU) = 0 \ then \\ data \leftarrow 0^{32} \parallel GPR[rt]_{31-8^*byte0} \parallel 0^{8^*byte} \\ else \\ \\ data \leftarrow GPR[rt]_{31-8^*byte0} \parallel 0^{8^*byte} \parallel 0^{32} \\ endif \end{array}$
	StoreMemory(uncached, WORD-byte, data, pAddr, vAddr, DATA)

Given a doubleword in a register and a doubleword in memory, the operation of SWR is as follows:

SWR								
Register	А	В	С	D	Е	F	G	Н
Memory	I	J	К	L	М	Ν	0	Ρ

	BigEndianCF	PU = 0		BigEndianCPU = 1				
			offset			offset		
vAddr ₂₀	destination	type	LEM BEM	destination	type	LEM BEM		
0	IJKLEFGH	3	0 4	НЈКЬММОР	0	70		
1	І Ј К L F G H P	2	1 4	GHKLMNOP	1	6 0		
2	IJKLGHOP	1	24	FGHLMNOP	2	50		
3	І Ј К L Н N О Р	0	3 4	ЕГGНМNOP	3	4 0		
4	ЕГСНМОР	3	4 0	IJKLHNOP	0	3 4		
5	FGHLMNOP	2	50	ІЈКЬСНОР	1	2 4		
6	G H K L M N O P	1	6 0	IJKLFGHP	2	1 4		
7	НЈКСММОР	0	7 0	IJKLEFGH	3	0 4		

Little-endian memory (BigEndianMem = 0) LEM

BigEndianMem = 1 BEM

Type AccessType (see Table 2.1 on page 2-3) sent to memory Ŏffset pAddr_{2..0} sent to memory

Exceptions:

- TLB refill exception TLB invalid exception
- TLB modification exception
- Bus error exception
- Address error exception

SYNC Synchronize SYNC

31 26	25	6	5	0
SPECIAL 0 0 0 0 0 0 0	0 0000 0000 0000 0000 0000		SYNC 0 0 1 1 1	1
6	20		6	

Format: SYNC

Description:

The SYNC instruction ensures that any loads and stores fetched *prior to* the present instruction are completed before any loads or stores *after* this instruction are allowed to start. Use of the SYNC instruction to serialize certain memory references may be required in a multiprocessor environment for proper synchronization. For example:

Pr	Processor A			
SW LI SYNC	R1, DATA R2, 1	1:	LW BEQ NOP	R2, FLAG R2, R0, 1B
SW	R2, FLAG		SYNC LW	R1, DATA

The SYNC in processor A prevents DATA being written after FLAG, which could cause processor B to read stale data. The SYNC in processor B prevents DATA from being read before FLAG, which could likewise result in reading stale data. For processors which only execute loads and stores in order, with respect to shared memory, this instruction is a NOP.

LL and SC instructions implicitly perform a SYNC.

This instruction is allowed in User mode.

Operation:

T: SyncOperation()

SYSCAL	System Call	SY	SCA	
31 26 25		6	5	0
SPECIAL 0 0 0 0 0 0 0	Code		SYSCALL 0 0 1 1 00	
6	20		6	

SYSCALL

Description:

A system call exception occurs, immediately and unconditionally transferring control to the exception handler.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

T: SystemCallException

Exceptions:

System Call exception

6

TEQ				Trap If Equal						TEC			
	31	26	25		21	20	16	6 15		6	5	C)
		CIAL 0000		rs			rt		code		1	TEQ 1 0 1 0 0	

5

Format:

6

TEQ rs, rt

5


Description:

The contents of general register *rt* are compared to general register *rs*. If the contents of general register *rs* are equal to the contents of general register *rt*, a trap exception occurs.

10

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:



Exceptions:

TEQI Trap If Equal Immediate

TEQI

31 26	25 21	20 16	15	0
REGIMM 0 0 0 0 0 1	rs	TEQI 0 1 1 0 0	immediate	
6	5	5	16	

Format:

TEQI rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. If the contents of general register *rs* are equal to the sign-extended *immediate*, a trap exception occurs.

Operation:

T:	if GPR[rs] = $(immediate_{15})^{48} immediate_{150}$ then
	TrapException
	endif

Exceptions: Trap exception

A - 133

TGE Trap If Greater Than Or Equal

TGE

31 26	25 2 ⁻	1 20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	code	TGE 1 1 0 0 0 0
6	5	5	10	6

Format:

TGE rs, rt

Description:

The contents of general register *rt* are compared to the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are greater than or equal to the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

T:	if GPR[rs] \geq GPR[rt] then	
	TrapException	
	endif	

Exceptions:

TGEI

TGEI Trap If Greater Than Or Equal Immediate

31	26	25	21 2	20 16	§ 15 0
REG 0 0 0		rs		TGEI 0 1 0 0 0	immediate
(6	5		5	16

Format:

TGEI rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are greater than or equal to the sign-extended *immediate*, a trap exception occurs.

Operation:

T: if GPR[rs] ≥ (immediate₁₅)⁴⁸ || immediate_{15.0} then TrapException endif

Exceptions: Trap exception

TGEIU

TGEIU Trap If Greater Than Or Equal Immediate Unsigned

31 26 25 21 20 16 15 0 REGIMM 0 0 0 0 0 1 rs TGEIU 0 1 0 0 1 immediate 0 6 5 5 16

Format:

TGEIU rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as unsigned integers, if the contents of general register *rs* are greater than or equal to the sign-extended *immediate*, a trap exception occurs.

Operation:

T: if $(0 || \text{GPR[rs]}) \ge (0 || (\text{immediate}_{15})^{48} || \text{immediate}_{15..0})$ then TrapException

endif

Exceptions:

TGEU Trap If Greater Than Or Equal Unsigned TGEU

31	1 26	25	21 20	16 15	6	5	0
	SPECIAL 0 0 0 0 0 0	rs	rt		code	TGEU 1 1 0 0 0 1	
	6	5	5	5	10	6	_

Format:

TGEU rs, rt

Description:

The contents of general register *rt* are compared to the contents of general register *rs*. Considering both quantities as unsigned integers, if the contents of general register *rs* are greater than or equal to the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

T: if (0 || GPR[rs]) ≥ (0 || GPR[rt]) then TrapException endif

Exceptions:

TLBP Probe TLB For Matching Entry TLBP

31 26	25	4		6	5	0
COP0 0 1 0 0 0 0	CO 1	000 0000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		TLBP 0 0 1 0 0	0
6	1		19		6	

Format: TLBP

Description:

The *Index* register is loaded with the address of the TLB entry whose contents match the contents of the *EntryHi* register. If no TLB entry matches, the high-order bit of the *Index* register is set.

The architecture does not specify the operation of memory references associated with the instruction immediately after a TLBP instruction, nor is the operation specified if more than one TLB entry matches.

Operation:

T:	Index← 1 0 ³¹
	for i in 0TLBEntries-1
	if (TLB[i] ₁₆₇₁₄₁ and not (0 ¹⁵ TLB[i] ₂₁₆₂₀₅))
	= EntryHi ₃₉₁₃) and not (0 ¹⁵ TLB[i] ₂₁₆₂₀₅)) and
	(TLB[i] ₁₄₀ or (TLB[i] ₁₃₅₁₂₈ = EntryHi ₇₀)) then
	Index $\leftarrow 0^{26} \parallel i_{50}$
	endif
	endfor

Exceptions:

TLBR Read Indexed TLB Entry

TLBR

31 26	25	24	6	5 0
COP0 0 1 0 0 0 0	CO 1	0 000 0000 0000 0000 0000		TLBR 0 0 0 0 0 1
6	1	19		6

Format: TLBR

Description:

The *G* bit (which controls ASID matching) read from the TLB is written into both of the *EntryLo0* and *EntryLo1* registers.

The *EntryHi* and *EntryLo* registers are loaded with the contents of the TLB entry pointed at by the contents of the TLB *Index* register. The operation is invalid (and the results are unspecified) if the contents of the TLB *Index* register are greater than the number of TLB entries in the processor.

Operation:

T:	$PageMask \leftarrow TLB[Index_{50}]_{255192}$
	EntryHi \leftarrow TLB[Index ₅₀] ₁₉₁₁₂₈ and not TLB[Index ₅₀] ₂₅₅₁₉₂
	EntryLo1 ←TLB[Index ₅₀] ₁₂₇₆₅ TLB[Index ₅₀] ₁₄₀
	$EntryLo0 \leftarrow TLB[Index_{50}]_{631} TLB[Index_{50}]_{140}$

Exceptions:

31

TLBWI Write Indexed TLB Entry

TLBWI 24 65 26 25 0 COP0 CO 0 TLBWI 000 0000 0000 0000 0000 010000 000010 1 1 19 6

Format:

6

TLBWI

Description:

The *G* bit of the TLB is written with the logical AND of the *G* bits in the EntryLo0 and EntryLo1 registers.

The TLB entry pointed at by the contents of the TLB *Index* register is loaded with the contents of the EntryHi and EntryLo registers.

The operation is invalid (and the results are unspecified) if the contents of the TLB Index register are greater than the number of TLB entries in the processor.

Operation:

T: $TLB[Index_{5..0}] \leftarrow$

PageMask || (EntryHi and not PageMask) || EntryLo1 || EntryLo0

Exceptions:

TLBWR Write Random TLB Entry TLBWR

31	26	25	24	6	5	0
COI 0 1 0 0		CO 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		TLB 0 0 0	WR 110
6	;	1	19			6

Format: TLBWR

Description:

The *G* bit of the TLB is written with the logical AND of the *G* bits in the *EntryLo0* and *EntryLo1* registers.

The TLB entry pointed at by the contents of the TLB *Random* register is loaded with the contents of the *EntryHi* and *EntryLo* registers.

Operation:

T: TLB[Random_{5..0}] \leftarrow

PageMask || (EntryHi and not PageMask) || EntryLo1 || EntryLo0

Exceptions:

ΓLΤ		Trap If L	ess Than		TLT
31 26	25 21	20 16	15	6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	code		TLT 1 1 0 0 1 0
6	5	5	10		6


TLT rs, rt

Description:

The contents of general register *rt* are compared to general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are less than the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:



Exceptions:

TLT Trap If Less Than Immediate

TLTI

31 26	25 2	1 20 16	15	0
REGIMM 0 0 0 0 0 1	rs	TLTI 0 1 0 1 0	immediate	
6	5	5	16	

Format:

TLTI rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are less than the sign-extended *immediate*, a trap exception occurs.

Operation:

T: if GPR[rs] < (immediate₁₅)⁴⁸ || immediate_{15.0} then TrapException endif

Exceptions:

TLTIU Trap If Less Than Immediate Unsigned TLTIU

31 26	25 21	20 16	15	0
REGIMM 0 0 0 0 0 1	rs	TLTIU 0 1 0 1 1	immediate	
6	5	5	16	

Format:

TLTIU rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are less than the sign-extended *immediate*, a trap exception occurs.

Operation:

T: if (0 || GPR[rs]) < (0 || (immediate₁₅)⁴⁸ || immediate_{15..0}) then TrapException endif

Exceptions:

TLTU Trap If Less Than Unsigned TLTU

31 26	25 21	20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	code	TLTU 1 1 0 0 1 1
6	5	5	10	6

Format:

TLTU rs, rt

Description:

The contents of general register *rt* are compared to general register *rs*. Considering both quantities as unsigned integers, if the contents of general register *rs* are less than the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

T: if (0 || GPR[rs]) < (0 || GPR[rt]) then TrapException

endif

Exceptions:

Trap exception

TNE

TNE	Trap If Not Equal	
-----	-------------------	--

31 26	25 21	20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	code	TNE 1 1 0 1 1 0
6	5	5	10	6

Format:

TNE rs, rt

Description:

The contents of general register *rt* are compared to general register *rs*. If the contents of general register *rs* are not equal to the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

T: if GPR[rs] ≠ GPR[rt] then TrapException endif

Exceptions:

Trap exception

TNEI Trap If Not Equal Immediate

TNEI

31 26	25 21	20 16	15 ()
REGIMM 0 0 0 0 0 1	rs	TNEI 0 1 1 1 0	immediate	
6	5	5	16	

Format:

TNEI rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. If the contents of general register *rs* are not equal to the sign-extended *immediate*, a trap exception occurs.

Operation:

T: if GPR[rs] ≠ (immediate₁₅)⁴⁸ || immediate_{15..0} then TrapException endif

Exceptions:

Trap exception

١

WAIT Wait V	VA
-------------	----

	31 26	25	24	6	5 0
	COP0 0 1 0 0 0 0	CO 1	$\begin{smallmatrix}&&0\\0&0&0&0&0&0&0&0&0&0&0&0&0&0&0&0&0&0$		WAIT 1 0 0 0 0 0
'	6	1	19		6

Format:

WAIT

Description: The WAIT instruction is used to halt the internal pipeline and thus reduce the power consumption of the CPU. For a more detailed explanation on the WAIT format, see Apendix D, "Standby Mode Operation," on page D-1 of the user's manual.

Operation:

T:	if SysAD bus is idle then StopPipeline
	endif

Exceptions:

6

XOR				E	xclus	sive	Or				XO	R
31	26	25	21	20	16	15	1	1 10	6	5	0	
SPEC 0 0 0 0			rs	1	rt		rd	0	0 0 0 0 0		XOR 1 0 0 1 1 0	

5

Format:

6

XOR rd, rs, rt

5

Description:

The contents of general register rs are combined with the contents of general register *rt* in a bit-wise logical exclusive OR operation. The result is placed into general register *rd*.

5

5

Operation:

T: $GPR[rd] \leftarrow GPR[rs] \text{ xor } GPR[rt]$

Exceptions: None

XORI Exclusive OR Immediate

XORI

31 26	25 21	20 16	15	0
XORI 0 0 1 1 1 0	rs	rt	immediate	
6	5	5	16	

Format:

XORI rt, rs, immediate

Description:

The 16-bit *immediate* is zero-extended and combined with the contents of general register *rs* in a bit-wise logical exclusive OR operation. The result is placed into general register *rt*.

Operation:

T: GPR[rt] \leftarrow GPR[rs] xor (0⁴⁸ || immediate)

Exceptions:

None

CPU Instruction Opcode Bit Encoding

The remainder of this Appendix presents the opcode bit encoding for the CPU instruction set (ISA and extensions), as implemented by the RV4700. Table A.4 lists the RV4700 Opcode Bit Encoding.

	2826	4	2	Opc 3		F	6	7
3129 0	0 SPECIAL	1 REGIMM	2 J	JAL	4 BEQ	5 BNE	6 BLEZ	7 BGTZ
1	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	COP0	COP1	COP2	*	BEQL	BNEL	BLEZL	BGTZL
3	DADDI	DADDIU	LDL	LDR	*	*	*	*
4	LB	LH	LWL	LW	LBU	LHU	LWR	LWU
5	SB	SH	SWL	SW	SDL	SDR	SWR	CACHES
6		LWC1	LWC2	*	LLD	LDC1	LDC2	LD
7	SC	SWC1	SWC2	*	SCD	SDC1	SDC2	SD
		01101				0001	0002	00
53	20 0	1	2	SPECIAL 3	4	5	6	7
0	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV
1	JR	JALR	*	*	SYSCALL	BREAK	*	SYNC
2	MFHI	MTHI	MFLO	MTLO	DSLLV	*	DSRLV	DSRAV
3	MULT	MULTU	DIV	DIVU	DMULT	DMULTU	DDIV	DDIVU
4	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	*	*	SLT	SLTU	DADD	DADDU	DSUB	DSUBU
6	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*
7	DSLL	*	DSRL	DSRA	DSLL32	*	DSRL32	DSRA32
	1816			REGI	MM rt			
2019	0	1	2	3	4	5	6	7
0	BLTZ	BGEZ	BLTZL	BGEZL	*	*	*	*
1	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*
2	BLTZAL	BGEZAL	BLTZALL	BGEZALL	*	*	*	*
3	*	*	*	*	*	*	*	*
	2321		0		Pzrs	-	0	7
25, 24	0 MF	1 DMF	2 CF	3 γ	4 MT	5 DMT	6 CT	7 γ
0	BC	γ	γ	γ	γ	γ	γ	γ
1 2	DC	1	1	•	•	1	1	1
2				C	0			
	1816				Pz rt			
2019	0	1	2	3	4	5	6	7
0	BCF	BCT	BCFL	BCTL	γ	<u>γ</u>	γ	γ
1	<u>γ</u>	γ	<u>γ</u>	<u>γ</u>	<u>γ</u>	<u>γ</u>	<u>γ</u>	<u>γ</u>
2	γ	γ	γ	γ	γ	γ	γ	γ
3	γ	γ	γ	γ	γ	γ	γ	γ
	20		6		unction	_	c	-
53 0	0	1	2	3	4	5	6	7
	¢ TLDD	TLBR	TLBWI		<u> </u>	ф ф	TLBWR	ф ф
1	TLBP	<u> </u>	ф ф	<u>ф</u>	<u>ф</u>	<u>ф</u>	<u>ф</u>	ф ф
0	ά		Ψ	¢	\$	¢	<u> </u>	-
2	¢ FRFT	<u>ф</u>	<u>ф</u>	ሰ	•			
3	ERET	¢	ф ф	фф	фф	ф ф	ф	ф ф
3 4	ERET WAIT	ф ф	¢	¢	¢	φ	φ	φ
3 4 5	ERET WAIT ¢	φ φ φ	ф ф	ф ф	ф ф	ф ф	ф ф	φ φ
3 4 5 6	ERET WAIT Ø	φ φ φ φ	φ φ φ	φ φ φ	φ φ φ	φ φ φ	φ φ φ	φ φ φ
3 4 5	ERET WAIT ¢	φ φ φ	ф ф	ф ф	ф ф	ф ф	ф ф	φ φ

Key to Table:

Operation codes marked with an asterisk cause reserved instruction exceptions in all current implementations and are reserved for future versions of the architecture.

g Operation codes marked with a gamma cause a reserved instruction exception. They are reserved for future versions of the architecture. d Operation codes marked with a delta cause a reserved instruction exception.

f Operation codes marked with a phi are invalid.

Table A.4 CPO Instruction Bit Encoding



FPU Instruction Set Details

Introduction

This appendix provides a detailed description of each floating-point unit (FPU) instruction (refer to Appendix A for a detailed description of the CPU instructions). The instructions are listed alphabetically, and any exceptions that may occur due to the execution of each instruction are listed after the description of each instruction. Descriptions of the immediate causes and the manner of handling exceptions are omitted from the instruction descriptions in this appendix (refer to Chapter 7 for detailed descriptions of floating-point exceptions and handling).

Figure B.3 on page B-45 lists the entire bit encoding for the constant fields of the floating-point instruction set; the bit encoding for each instruction is included with that individual instruction.

Instruction Formats

There are three basic instruction format types:

- I-Type, or Immediate instructions, which include load and store operations
- M-Type, or Move instructions
- R-Type, or Register instructions, which include the two- and three-register floating-point operations.

The instruction description subsections that follow show how these three basic instruction formats are used by:

- Load and store instructions
- Move instructions
- Floating-Point computational instructions
- Floating-Point branch instructions

Floating-point instructions are mapped onto the MIPS coprocessor instructions, defining coprocessor unit number one (CP1) as the floating-point unit.

Each operation is valid only for certain formats. Implementations may support some of these formats and operations through emulation, but they only need to support combinations that are valid (marked *V* in Table B.1).

Combinations marked *R* in Table B.1 are not currently specified by this architecture, and cause an unimplemented instruction trap. They will be available for future extensions to the architecture.

Operation	Source Format								
	Single	Double	Word	Longword					
ADD	V	V	R	R					
SUB	V	V	R	R					
MUL	V	V	R	R					
DIV	V	V	R	R					
SQRT	V	V	R	R					
ABS	V	V	R	R					
MOV	V	V							
NEG	V	V	R	R					
TRUNC.L	V	V							
ROUND.L	V	V							
CEIL.L	V	V							
FLOOR.L	V	V							
TRUNC.W	V	V							
ROUND.W	V	V							
CEIL.W	V	V							
FLOOR.W	V	V							
CVT.S		V	V	V					
CVT.D	V		V	V					
CVT.W	V	V							
CVT.L	V	V							
С	V	V	R	R					

Table B.1 Valid FPU Instruction Formats

The coprocessor branch on condition true/false instructions can be used to logically negate any predicate. Thus, the 32 possible conditions require only 16 distinct comparisons, as shown in Table B.2 below.

Conditio	on		Relations	Relations				
Mnemonic Code		Greater Than	Less Than	Equal	Unordered	Operation Exception If Unordered		
True	False		Than	1 11411			Choractea	
F	Т	0	F	F	F	F	No	
UN	OR	1	F	F	F	Т	No	
EQ	NEQ	2	F	F	Т	F	No	
UEQ	OGL	3	F	F	Т	Т	No	
OLT	UGE	4	F	Т	F	F	No	
ULT	OGE	5	F	Т	F	Т	No	
OLE	UGT	6	F	Т	Т	F	No	
ULE	OGT	7	F	Т	Т	Т	No	
SF	ST	8	F	F	F	F	Yes	
NGLE	GLE	9	F	F	F	Т	Yes	
SEQ	SNE	10	F	F	Т	F	Yes	
NGL	GL	11	F	F	Т	Т	Yes	
LT	NLT	12	F	Т	F	F	Yes	
NGE	GE	13	F	Т	F	Т	Yes	
LE	NLE	14	F	Т	Т	F	Yes	
NGT	GT	15	F	Т	Т	Т	Yes	

Table B.2 Logical Negation of Predicates by Condition True/False

Floating-Point Loads, Stores, and Moves

All movement of data between the floating-point coprocessor and memory is accomplished by coprocessor load and store operations, which reference the floating-point coprocessor *General Purpose* registers. These operations are unformatted; no format conversions are performed and, therefore, no floating-point exceptions can occur due to these operations.

Data may also be directly moved between the floating-point coprocessor and the processor by *move to coprocessor* and *move from coprocessor* instructions. Like the floating-point load and store operations, move to/from operations perform no format conversions and never cause floating-point exceptions.

An additional pair of coprocessor registers are available, called *Floating-Point Control* registers for which the only data movement operations supported are moves to and from processor *General Purpose* registers.

Floating-Point Operations

The floating-point unit operation set includes:

- floating-point add
- floating-point subtract
- floating-point multiply
- floating-point divide
- floating-point square root
- convert between fixed-point and floating-point formats
- convert between floating-point formats
- floating-point compare

These operations satisfy the requirements of IEEE Standard 754 requirements for accuracy. Specifically, these operations obtain a result which is identical to an infinite-precision result rounded to the specified format, using the current rounding mode.

Instructions must specify the format of their operands. Except for conversion functions, mixed-format operations are not provided.

Instruction Notation Conventions

In this appendix, all variable subfields in an instruction format (such as *fs, ft, immediate*, and so on) are shown in lower-case. The instruction name (such as ADD, SUB, and so on) is shown in upper-case.

For the sake of clarity, we sometimes use an alias for a variable subfield in the formats of specific instructions. For example, we use rs = base in the format for load and store instructions. Such an alias is always lower case, since it refers to a variable subfield.

In some instructions, the instruction subfields *op* and *function* can have constant 6-bit values. When reference is made to these instructions, upper-case mnemonics are used. For instance, in the floating-point ADD instruction we use *op* = COP1 and *function* = FADD. In other cases, a single field has both fixed and variable subfields, so the name contains both upper and lower case characters. Bit encoding for mnemonics are shown in Figure B.3 at the end of this appendix, and are also included with each individual instruction.

In the instruction description examples that follow, the *Operation* section describes the operation performed by each instruction using a high-level language notation.

Instruction Notation Examples

The following examples illustrate the application of some of the instruction notation conventions:

Example #1:
$GPR[rt] \leftarrow immediate 0^{16}$
Sixteen zero bits are concatenated with an immediate value (typically 16 bits), and the 32-bit string (with the lower 16 bits set to zero) is assigned to General Purpose Register rt.
Example #2:
(immediate ₁₅) ¹⁶ immediate _{15.0}
Bit 15 (the sign bit) of an immediate value is extended for 16 bit positions, and the result is concatenated with bits 15 through 0 of the immediate value to form a 32-bit sign extended value.

Load and Store Instructions

The instruction immediately following a load may use the contents of the register being loaded. In such cases, the hardware *interlocks*, requiring additional real cycles, so scheduling load delay slots is still desirable, although not required for functional code.

The behavior of the load store instructions is dependent on the width of the *FGR*s.


- When the *FR* bit in the *Status* register equals zero, the *Floating-Point General* registers (*FGRs*) are 32-bits wide.
- When the *FR* bit in the *Status* register equals one, the *Floating-Point General* registers (*FGR*s) are 64-bits wide.

In the load and store operation descriptions, the functions listed in Table B.3 are used to summarize the handling of virtual addresses and physical memory.

Function	Meaning			
AddressTranslation	Uses the TLB to find the physical address given the virtual address. The function fails and an exception is taken if the required translation is not present in the TLB.			
LoadMemory	Uses the cache and main memory to find the contents of the word containing the specified physical address. The low-order two bits of the address and the <i>Access Type</i> field indicates which of each of the four bytes within the data word need to be returned. If the cache is enabled for this access, the entire word is returned and loaded into the cache.			
StoreMemory	Uses the cache, write buffer, and main memory to store the word or part of word specified as data in the word con- taining the specified physical address. The low-order two bits of the address and the <i>Access Type</i> field indicates which of each of the four bytes within the data word should be stored.			

Table B.3 Load and Store Common Functions

Figure B.1 shows the I-Type instruction format used by load and store operations.



All coprocessor loads and stores reference aligned-word data items. Thus, for word loads and stores, the access type field is always WORD, and the low-order two bits of the address must always be zero.

For doubleword loads and stores, the access type field is always DOUBLEWORD, and the low-order three bits of the address must always be zero.

Regardless of byte-numbering order (endianness), the address specifies that byte which has the smallest byte-address in the addressed field. For a big-endian machine, this is the leftmost byte; for a little-endian machine, this is the rightmost byte.

Computational Instructions

Computational instructions include all of the arithmetic floating-point operations performed by the FPU.

Figure B.2 shows the R-Type instruction format used for computational operations.

31	26	25 21	20 16	15 11	10 6	5 0
CC	OP1	fmt	ft	fs	fd	function
	6	5	5	5	5	6
	COP1	is a 6-h	oit operation	code		
	fmt	is a 5-ł	oit format spe	ecifier		
	fs	is a 5-h	oit source1 re	egister		
	ft	is a 5-h	oit source2 re	egister		
	fd	is a 5-h	oit destination	n register		
	functi	on is a 6-h	oit function fi	eld		

Figure B.2 Computational Instruction Format

The *function* field indicates the floating-point operation to be performed.

Each floating-point instruction can be applied to a number of operand *formats*. The operand format for an instruction is specified by the 5-bit *format* field; decoding for this field is shown in Table B.4.

Code	Mnemonic	Size	Format				
16	S	single	Binary floating-point				
17	D	double	Binary floating-point				
18	Reserved	Reserved					
19	Reserved						
20	W	single	32-bit binary fixed-point				
21	L	longword	64-bit binary fixed-point				
22-31	Reserved	•	-				

Table B.4 Format Field Decoding

Code (5: 0)	Mnemonic	Operation
0	ADD	Add
1	SUB	Subtract
2	MUL	Multiply
3	DIV	Divide
4	SQRT	Square root
5	ABS	Absolute value
6	MOV	Move
7	NEG	Negate
8	ROUND.L	Convert to single fixed-point, rounded to nearest/even
9	TRUNC.L	Convert to single fixed-point, rounded toward zero
10	CEIL.L	Convert to single fixed-point, rounded to $+\infty$
11	FLOOR.L	Convert to single fixed-point, rounded to $-\infty$
12	ROUND.W	Convert to single fixed-point, rounded to nearest/even
13	TRUNC.W	Convert to single fixed-point, rounded toward zero
14	CEIL.W	Convert to single fixed-point, rounded to + ∞
15	FLOOR.W	Convert to single fixed-point, rounded to – ∞
16-31	-	Reserved
32	CVT.S	Convert to single floating-point
33	CVT.D	Convert to double floating-point
34	-	Reserved
35	-	Reserved
36	CVT.W	Convert to 32-bit binary fixed-point
37	CVT.L	Convert to 64-bit binary fixed-point
38-47	-	Reserved
48-63	С	Floating-point compare

Table B.5 lists all floating-point instructions.

Table B.5 Floating-Point Instructions and Operations

In the following pages, the notation *FGR* refers to the 32 *General Purpose* registers *FGR0* through *FGR31* of the FPU, and *FPR* refers to the floating-point registers of the FPU.

- When the FR bit in the *Status* register (SR(26)) equals zero, only the even floating-point registers are valid and the 32 *General Purpose* registers of the FPU are 32-bits wide.
- When the *FR* bit in the *Status* register (SR(26)) equals one, both odd and even floating-point registers may be used and the 32 *General Purpose* registers of the FPU are 64-bits wide.

The following routines are used in the description of the floating-point operations to retrieve the value of an FPR or to change the value of an FGR:

FR = 0

```
value <-- ValueFPR(fpr, fmt)
case fmt of
S, W:
if FGR_0 = 0
else
value \leftarrow FGR[fpr - 1]
endif
D:
/* undefined for fpr not even */
end
StoreFPR(fpr, fmt, value):
case fmt of
S, W:
if FGR_0 = 0
FGR[fpr] \leftarrow FGR[fpr]_{63..32} \mid \mid value
else
FGR[fpr - 1] \leftarrow value \mid \mid FGR[fpr - 1]_{31..0}
endif
D:
/* undefined for fpr not even */
FGR[fpr] ← value
end
```

FR = 1

```
value ← ValueFPR(fpr, fmt)
case fmt of
S:
value \leftarrow FGR[fpr]<sub>31.0</sub>
D, L:
value \leftarrow FGR[fpr]
W:
value ← FGR[fpr]
end
StoreFPR(fpr, fmt, value):
case fmt of
S, W:
FGR[fpr] \leftarrow undefined^{32} \mid \mid value
D, L:
FGR[fpr] ← value
end
```

ļ	ABS.fmt			Floating-Point Absolute Value				ABS.fmt				
	31	26	25	21	20	16	15	11	10	6	5	0
	COP1 01000	1	fmt		00	0 0 0 0	fs		fd		ABS 0 0 0 1 0 1	
	6		5			5	5		5		6	

Format:

ABS.fmt fd, fs

Description:

The contents of the FPU register specified by *fs* are interpreted in the specified format and the arithmetic absolute value is taken. The result is placed in the floating-point register specified by *fd*.

The absolute value operation is arithmetic; a NaN operand signals invalid operation.

This instruction is valid only for single- and double-precision floatingpoint formats. The operation is not defined if bit 0 of any register specification is set and the FR bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR(fd, fmt, AbsoluteValue(ValueFPR(fs, fmt)))

Exceptions:

Coprocessor unusable exception Coprocessor exception trap

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception

ADD.fmt Floating-Point Add ADD.fmt

31 2	6 25	21	20	16	15	11	10	6	5	0
COP1 010001		fmt	ft		fs		fd		ADD 0 0 0 0 0 0	
6		5	5		5		5		6	

Format:

ADD.fmt fd, fs, ft

Description:

The contents of the FPU registers specified by *fs* and *ft* are interpreted in the specified format and arithmetically added. The result is rounded as if calculated to infinite precision and then rounded to the specified format (*fmt*), according to the current rounding mode. The result is placed in the floating-point register (*FPR*) specified by *fd*.

This instruction is valid only for single- and double-precision floatingpoint formats. The operation is not defined if bit 0 of any register specification is set and the FR bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR (fd, fmt, ValueFPR(fs, fmt) + ValueFPR(ft, fmt))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception Inexact exception Overflow exception Underflow exception

BC	1F	Branch On FPA False (Coprocessor 1)	BC1F
31	26 25	21 20 16 15	0

COP1 0 1 0 0 0 1	BC 0 1 0 0 0	BCF 00000	offset
6	5	5	16

Format:

BC1F offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the result of the last floating-point compare is false, the program branches to the target address, with a delay of one instruction.

Operation:

T:	$\begin{array}{l} \text{condition} \leftarrow \text{not COC[1]} \\ \text{target} \leftarrow (\text{offset}_{15})^{46} \parallel \text{offset} \parallel 0^2 \\ \text{if condition then} \\ \text{PC} \leftarrow \text{PC} + \text{target} \\ \text{endif} \end{array}$

Exceptions:

BC1FL

BC1FL Branch On FPU False Likely (Coprocessor 1)

Γ	31 26	25 2 ²	1 20 16 1	5	0
	COP1 0 1 0 0 0 1			offset	
	6	5	5	16	

Format:

BC1FL offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended.

If the result of the last floating-point compare is false, the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

٦		condition \leftarrow not COC[1]
٦	Г:	target $\leftarrow (\text{offset}_{15})^{46} \parallel \text{offset} \parallel 0^2$
٦	Г+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif

Exceptions:

	BC1T			n FPU True cessor 1)	BC1T
Γ	31 26	25 2	1 20 16	5 15	0
	COP1 0 1 0 0 0 1	BC 0 1 0 0 0	BCT 0 0 0 0 1	offset	
	6	5	5	16	

Format:

BC1T offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the result of the last floating-point compare is true, the program branches to the target address, with a delay of one instruction.

Operation:

endif	Т:	$\begin{array}{l} \text{condition} \leftarrow \text{COC}[1] \\ \text{target} \leftarrow \left(\text{offset}_{15}\right)^{46} \text{ offset} \ 0^2 \\ \text{if condition then} \\ \text{PC} \leftarrow \text{PC} + \text{target} \\ \text{endif} \end{array}$
-------	----	--

Exceptions:

BC1TL Branch On FPU True Likely (Coprocessor 1) BC1TL

31 26	25 2	1 20 16	6 15	0
COP1 010001	BC 01000	BCTL 0 0 0 1 1	offset	
6	5	5	16	

Format:

BC1TL offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended.

If the result of the last floating-point compare is true, the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

T–1: T:	condition \leftarrow COC[1] target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
	if condition then $PC \leftarrow PC + target$
	else NullifyCurrentInstruction
	endif

Exceptions:

C.cond.fmt Floating-Point C.cond.fmt

31	26	25	2	1 2	20	16	15		11	10		6	5	4:	3	0	
COP1 0 1 0 0 0 1			fmt		1	ft		fs		0 0	0)	F	C*	COI	nd*	
6			5		1	5		5			5		2		4		

Format:

C.cond.fmt fs, ft

Description:

The contents of the floating-point registers specified by *fs* and *ft* are interpreted in the specified *format* and arithmetically compared.

A result is determined based on the comparison and the conditions specified in the instruction. If one of the values is a Not a Number (NaN), and the high-order bit of the *condition* field is set, an invalid operation exception is taken. After a one-instruction delay, the condition is available for testing with branch on floating-point coprocessor condition instructions.

Comparisons are exact and can neither overflow nor underflow. Four mutually-exclusive relations are possible as results: less than, equal, greater than, and unordered. The last case arises when one or both of the operands are NaN; every NaN compares unordered with everything, including itself.

Comparisons ignore the sign of zero, so +0 = -0.

This instruction is valid only for single- and double-precision floatingpoint formats. The operation is not defined if bit 0 of any register specification is set and the FR bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the *Status* register equals one, both even and odd register numbers are valid.

Note: *See "FPU Instruction Opcode Bit Encoding" at the end of Appendix B.

Operation:

T:	if NaN(ValueFPR(fs, fmt)) or NaN(ValueFPR(ft, fmt)) then
	$less \leftarrow false$
	$equal \leftarrow false$
	unordered \leftarrow true
	if cond ₃ then
	signal InvalidOperationException
	endif
	else
	less ← ValueFPR(fs, fmt) < ValueFPR(ft, fmt) equal ← ValueFPR(fs, fmt) = ValueFPR(ft, fmt) unordered ← false
	endif
	condition \leftarrow (cond ₂ and less) or (cond ₁ and equal) <i>or</i> (cond ₀ and unordered)
	$FCR[31]_{23} \leftarrow condition$
	$COC[1] \leftarrow$ condition

Exceptions: Coprocessor unusable Floating-Point exception

Coprocessor Exceptions: Unimplemented operation exception Invalid operation exception

CEIL.L.fmt Floating-Point Ceiling to Long Fixed-Point Format CEIL.L.fmt

31 26	25 21	20 16	15 11	10 6	5 0
COP1 010001	fmt	0 0 0 0 0 0	fs	fd	CEIL.L 0 0 1 0 1 0
6	5	5	5	5	6

Format:

CEIL.L.fmt fd, fs

Description:

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the single fixed-point format. The result is placed in the floating-point register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to $+\infty$ (2).

This instruction is valid only for conversion from single- or doubleprecision floating-point formats. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity, NaN, or the correctly rounded integer result is outside of -2^{63} to 2^{63} – 1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and 2^{63} –1 is returned.

Operation:

T: StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Invalid operation exception Unimplemented operation exception Inexact exception Overflow exception

CEIL.W.fmt Floating-Point Ceiling to Single Fixed-Point Format

31	26	25	21	20	16	15	1	11	10	6	5		0
COP ²		f	mt	0 0	0) 0 0 0		fs		fd			CEIL.W 0 0 1 1 1 0	
6			5		5		5		5			6	

Format:

CEIL.W.fmt fd, fs

Description:

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the single fixed-point format. The result is placed in the floating-point register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to $+\infty$ (2).

This instruction is valid only for conversion from a single- or doubleprecision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the FR bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the *Status* register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity or NaN, or the correctly rounded integer result is outside of -2^{31} to 2^{31} – 1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and 2^{31} –1 is returned.

Operation:

T: StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Invalid operation exception Unimplemented operation exception Inexact exception Overflow exception

CFC1 Move Control Word From FPU (Coprocessor 1) CFC1

31	26	25 21	1 20 16	6 15	11 10	0
COF 0 1 0 0		CF 0 0 0 1 0	rt	fs	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
6		5	5	5	11	

Format:

CFC1 rt, fs

Description:

The contents of the FPU control register *fs* are loaded into general register *rt*.

This operation is only defined when *fs* equals 0 or 31.

The contents of general register *rt* are undefined for time *T* of the instruction immediately following this load instruction.

Operation:

T: temp \leftarrow FCR[fs] T+1: GPR[rt] \leftarrow (temp₃₁)³² || temp

Exceptions:

CTC	1	N	love			l Wo cess		-	FPU		СТ	C1
31	26	25	21	20	1	6 15		11	10			0
COP 0 1 0 0		CT 0 0 1	10		rt		fs		000	0	0000	
6		5	I		5	•	5			11		

Format:

CTC1 rt, fs

Description:

The contents of general register *rt* are loaded into FPU control register *fs*. This operation is only defined when *fs* equals 31.

Writing to *Control Register 31*, the floating-point *Control/Status* register, causes an interrupt or exception if any cause bit and its corresponding enable bit are both set. The register will be written before the exception occurs. The contents of floating-point control register *fs* are undefined for time *T* of the instruction immediately following this load instruction.

Operation:

T: temp
$$\leftarrow$$
 GPR[rt]_{31..0}
T+1: FCR[fs] \leftarrow temp
COC[1] \leftarrow FCR[31]₂₃

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception Division by zero exception Inexact exception Overflow exception Underflow exception

CVT.D.fmt Floating-Point Convert to Double Floating-Point Format

31	26	25	21	20	16	15		11	10		5 5		0
	COP1 1 0 0 0 1	fmt		0 0	0		fs			fd		CVT.D 1 0 0 0 0 1	
	6	5			5		5			5		6	

Format:

CVT.D.fmt fd, fs

Description:

The contents of the floating-point register specified by *fs* is interpreted in the specified source format, *fmt*, and arithmetically converted to the double binary floating-point format. The result is placed in the floatingpoint register specified by *fd*.

This instruction is valid only for conversions from single floating-point format, 32-bit or 64-bit fixed-point format.

If the single floating-point or single fixed-point format is specified, the operation is exact. The operation is not defined if bit 0 of any register specification is set and the FR bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR (fd, D, ConvertFmt(ValueFPR(fs, fmt), fmt, D))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Invalid operation exception Unimplemented operation exception Inexact exception Overflow exception Underflow exception

CVT.L.fmt Floating-Point Convert to Long CVT.L.fmt Fixed-Point Format

31	26	25	21	20	16	15	1	11	10		6	5	0
COP1 0 1 0 0 0 1	1	fmt		0 0	0		fs			fd		CVT.L 1 0 0 1 0 1	
6		5			5		5			5		6	

Format:

CVT.L.fmt fd, fs

Description:

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the long fixed-point format. The result is placed in the floating-point register specified by *fd*.

This instruction is valid only for conversions from single- or doubleprecision floating-point formats.

When the source operand is an Infinity, NaN, or the correctly rounded integer result is outside of -2^{63} to 2^{63} -1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and 2^{63} -1 is returned.

Operation:

T: StoreFPR (fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Invalid operation exception Unimplemented operation exception Inexact exception Overflow exception

CVT.S.fmt Floating-Point Convert to Single Floating-Point Format

31	26	25	21	20	16	15		11	10		65	5	0
COP1 0 1 0 0 0 1		fmt		0 (0 0 0 0 0		fs			fd		CVT.S 1 0 0 0 0 0	
6		5			5		5			5		6	

Format:

CVT.S.fmt fd, fs

Description:

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the single binary floating-point format. The result is placed in the floating-point register specified by *fd*. Rounding occurs according to the currently specified rounding mode.

This instruction is valid only for conversions from double floating-point format, or from 32-bit or 64-bit fixed-point format. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR(fd, S, ConvertFmt(ValueFPR(fs, fmt), fmt, S))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Invalid operation exception Unimplemented operation exception Inexact exception Overflow exception Underflow exception

CVT.W.fmt Floating-Point Convert to CVT.W.fmt Fixed-Point Format

31	26	25	21	20	16	15		11	10		6	5		0
COP1 0 1 0 0 0 ²	1		fmt	0.0	0		fs			fd			CVT.W 1 0 0 1 0 0	
6	1		5	01	5		5			5			6	

Format:

CVT.W.fmt fd, fs

Description:

The contents of the floating-point register specified by fs are interpreted in the specified source format, fmt, and arithmetically converted to the single fixed-point format. The result is placed in the floating-point register specified by fd. This instruction is valid only for conversion from a single- or double-precision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity or NaN, or the correctly rounded integer result is outside of -2^{31} to 2^{31} -1, an Invalid operation exception is raised. If Invalid operation is not enabled, then no exception is taken and 2^{31} -1 is returned.

Operation:

T: StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Invalid operation exception Unimplemented operation exception Inexact exception Overflow exception

DIV.fmt Floating-Point Divide DIV.fmt

31	26	25	21	20		16	15		11	10		6	5		0
COP1 0 1 0 0 0 ²	1	fm	t		ft			fs			fd			DIV 0 0 0 0 1 1	
6		Ę	5		5			5			5			6	

Format:

DIV.fmt fd, fs, ft

Description:

The contents of the floating-point registers specified by *fs* and *ft* are interpreted in the specified *format* and arithmetically divided. The result is rounded as if calculated to infinite precision and then rounded to the specified format, according to the current rounding mode. The result is placed in the floating-point register specified by *fd*.

This instruction is valid for only single or double precision floatingpoint formats.

The operation is not defined if bit 0 of any register specification is set and the FR bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR (fd, fmt, ValueFPR(fs, fmt)/ValueFPR(ft, fmt))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception Division-by-zero exception Inexact exception Overflow exception Underflow exception

DMFC1 Doubleword Move From DMFC1 Floating-Point Coprocessor DMFC1

31	26	25	21	20	1	16	15	11	10			0
COP1 0 1 0 0 0	1		DMF 0 0 0 1		rt		fs		000	0 0 0 0 0	0 0 00	
6			5		5		5			11		

Format:

DMFC1 rt, fs

Description:

The contents of register *fs* from the floating-point coprocessor is stored into processor register *rt*.

The contents of general register *rt* are undefined for time *T* of the instruction immediately following this load instruction.

The *FR* bit in the *Status* register specifies whether all 32 registers are addressable. When *FR* equals zero, this instruction is not defined when the least significant bit of *fs* is non-zero. When *FR* is set, *fs* may specify either odd or even registers.

Operation:

T: if SR₂₆ = 1 then data ← CPR[1,fs] else data ← CPR[1,fs_{4..1} || 0] endif T+1: GPR[rt] ← data

Exceptions:

DMTC1 Doubleword Move To Floating-Point Coprocessor DMTC1

31	26	25 21	20 16	15 11	10 0
0	COP1 1 0 0 0 1	DMT 0 0 1 0 1	rt	fs	0 000 0000 0000
	6	5	5	5	11

Format:

DMTC1 rt, fs

Description:

The contents of general register *rt* are loaded into coprocessor register *fs* of the CP1.

The contents of floating-point register *fs* are undefined for time *T* of the instruction immediately following this load instruction.

The *FR* bit in the *Status* register specifies whether all 32 registers are addressable. When *FR* equals zero, this instruction is not defined when the least significant bit of *fs* is non-zero. When *FR* equals one, *fs* may specify either odd or even registers.

Operation:

T: data ← GPR[rt] T+1: if SR₂₆ = 1 then CPR[1, fs] ← data else CPR[1, fs_{4..1} || 0] ← data endif

Exceptions:

FLOOR.L.fmt Floating-Point Floor to Long Fixed-Point Format

31	26	25	21	20	16	15		11	10		6	5	0
COP1 010001	l	f	mt	0 (0		fs			fd		FLOOR.L 0 0 1 0 1 1	
6			5		5		5			5		6	

Format:

FLOOR.L.fmt fd, fs

Description:

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the single fixed-point format. The result is placed in the floating-point register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to $-\infty$ (3).

This instruction is valid only for conversion from single- or doubleprecision floating-point formats.

When the source operand is an Infinity, NaN, or the correctly rounded integer result is outside of -2^{63} to 2^{63} – 1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and 2^{63} –1 is returned.

Operation:

T: StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Invalid operation exception Unimplemented operation exception Inexact exception Overflow exception

FLOOR.W.fmt Floating-Point Floor to Single Fixed-Point Format

31	26	25	21	20	16	15		11	10		6	5		0
COP1 0 1 0 0 0 7	1		fmt	0 (0 0 0 0 0		fs			fd			FLOOR.W 0 0 1 1 1 1	
6			5		5		5			5			6	

Format:

FLOOR.W.fmt fd, fs

Description:

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the single fixed-point format. The result is placed in the floating-point register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to $-\infty$ (RM = 3).

This instruction is valid only for conversion from a single- or doubleprecision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the FR bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the *Status* register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity or NaN, or the correctly rounded integer result is outside of -2^{31} to $2^{31}-1$, an Invalid operation exception is raised. If Invalid operation is not enabled, then no exception is taken and $2^{31}-1$ is returned.

Operation:

T: StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

	_DC1	Loa	d Double (Coproc	word to FPU essor 1)	LDC1
ſ	31 26	25 21	20 16	15	0
	LDC1 1 1 0 1 0 1	base	ft	offset	
	6	5	5	16	

LDC1 ft, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address.

When FR = 0, the contents of the doubleword at the memory location specified by the effective address is loaded into registers *ft* and *ft+1* of the floating-point coprocessor. This instruction is not valid, and is undefined, when the least significant bit of *ft* is non-zero.

When FR = 1, the contents of the doubleword at the memory location specified by the effective address are loaded into the 64-bit register *ft* of the floating point coprocessor.

The *FR* bit of the *Status* register (SR₂₆) specifies whether all 32 registers are addressable. If *FR* equals zero, this instruction is not defined when the least significant bit of *ft* is non-zero. If *FR* equals one, *ft* may specify either odd or even registers.

If any of the three least-significant bits of the effective address are nonzero, an address error exception takes place.

Operation:

```
\begin{array}{lll} T: & vAddr \leftarrow ((offset_{15})^{48} \mid \mid offset_{15..0}) + GPR[base] \\ & (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ & data \leftarrow LoadMemory(uncached, DOUBLEWORD, pAddr, vAddr, DATA) \\ & if SR_{26} = 1 \ then \\ & CPR[1, \ ft] \leftarrow data \\ & else \\ & CPR[1, \ ft_{4..1} \mid \mid 0] \leftarrow data \\ & endif \end{array}
```

Exceptions:

Coprocessor unusable TLB refill exception TLB invalid exception Bus error exception Address error exception

LWC1	I	Load Wor (Coproc	rd to FPU essor 1)	LWC1
31 26	25 21	20 16	15	0
LWC1 1 1 0 0 0 1	base	ft	offset	
6	5	5	16	

LWC1 ft, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address. The contents of the word at the memory location specified by the effective address is loaded into register *ft* of the floating-point coprocessor.

The *FR* bit of the *Status* register specifies whether all 64-bit *Floating-Point* registers are addressable. If *FR* equals zero, LWC1 loads either the high or low half of the 16 even *Floating-Point* registers. If *FR* equals one, LWC1 loads the low 32-bits of both even and odd *Floating-Point* registers.

If either of the two least-significant bits of the effective address is nonzero, an address error exception occurs.

Operation:

T :	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset _{15.0}) + GPR[base]
	$(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)$
	$pAddr \leftarrow pAddr_{PSIZE-13} (pAddr_{20} \text{ xor (ReverseEndian } 0^2))$
	mem \leftarrow LoadMemory(uncached, WORD, pAddr, vAddr, DATA)
	byte \leftarrow vAddr _{2,0} xor (BigEndianCPU $ \hat{0}^2$)
	if $SR_{26} = 1$ then
	$CPR[1, ft] \leftarrow undefined^{32} \mid \mid mem_{31+8*byte8*byte}$
	else if ft ₀ =0 then
	$CPR[1, ft_{41} 0] \leftarrow CPR[1, ft_{41} 0]_{6432} mem_{31+8*byte8*byte}$
	else
	$CPR[1, ft_{41} 0] \leftarrow mem_{31+8*byte8*byte} CPR[1, ft_{41} 0]_{310}$
	endif

. .

Exceptions:

Coprocessor unusable TLB refill exception TLB invalid exception Bus error exception Address error exception

Μ	FC1			om FPU essor 1)	MFC1
31	26	25 21	20 16	5 15 11	10 0
	COP1 0 1 0 0 0 1	MF 0 0 0 0 0	rt	fs	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	6	5	5	5	11

MFC1 rt, fs

Description:

The contents of register *fs* from the floating-point coprocessor are loaded into processor register *rt*.

The contents of register *rt* are undefined for time *T* of the instruction immediately following this load instruction.

The *FR* bit of the *Status* register specifies whether all 32 registers are addressable. If *FR* equals zero, MFC1 loads either the high or low half of the 16 even *Floating-Point* registers. If *FR* equals one, MFC1 stores the low 32-bits of both even and odd *Floating-Point* registers.

Operation:

T:	if SR ₂₆ = 1 then
	data $\leftarrow CPR[1, fs]$
	else if fs ₀ = 0 then
	data $\leftarrow CPR[1, fs_{41} \parallel 0]_{310}$
	else
	data ← CPR[1, fs _{4.1} 0] ₆₃₃₂
	endif
T+1:	GPR[rt] ← (data ₃₁) ³² data

Exceptions:

Coprocessor unusable exception

MOV.fmt Floating-Point Move MOV.fmt

31	26	25	21	20	16	15		11	10		6	5	0
CO 0 1 0			fmt	0 (0		fs			fd		MOV 0 0 0 1 1 0	
6	6		5		5		5			5		6	

Format:

MOV.fmt fd, fs

Description:

The contents of the FPU register specified by *fs* are interpreted in the specified *format* and are copied into the FPU register specified by *fd*.

The move operation is non-arithmetic; no IEEE 754 exceptions occur as a result of the instruction.

This instruction is valid only for single- or double-precision floatingpoint formats.

The operation is not defined if bit 0 of any register specification is set and the FR bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR(fd, fmt, ValueFPR(fs, fmt))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception

	M	TC1			Fo FPU essor 1)	MTC1
Γ	31	26	25 21	20 16	15 11	1 10 0
		COP1 0 1 0 0 0 1	MT 0 0 1 0 0	rt	fs	000000000000
		6	5	5	5	11

Format: MTC1 rt, fs Description:

The contents of register *rt* are loaded into the FPU general register at location *fs*.

The contents of floating-point register *fs* is undefined for time *T* of the instruction immediately following this load instruction.

The *FR* bit of the *Status* register specifies whether all 32 registers are addressable. If *FR* equals zero, MTC1 loads either the high or low half of the 16 even *Floating-Point* registers. If *FR* equals one, MTC1 loads the low 32-bits of both even and odd *Floating-Point* registers.

Operation:

```
T: data ← GPR[rt]<sub>31..0</sub>

T+1: if SR<sub>26</sub> = 1 then

CPR[1, fs] ← undefined<sup>32</sup> || data

else if fs<sub>0</sub>=0 then

CPR[1, fs<sub>4..1</sub> || 0] ← CPR[1, fs<sub>4..1</sub> || 0]<sub>63..32</sub> || data

else

CPR[1, fs<sub>4..1</sub> || 0] ← data || CPR[1, fs<sub>4..1</sub> || 0]<sub>31..0</sub>

endif
```

Exceptions:

Coprocessor unusable exception

MUL.fmt Floating-Point Multiply MUL.fmt

31 2	6 25	21	20	16	15	11	10	6	5	0
COP1 0 1 0 0 0 1		fmt	ft		fs		fd		MUL 0 0 0 0 1 0	
6		5	5		5		5		6	

Format:

MUL.fmt fd, fs, ft

Description:

The contents of the floating-point registers specified by *fs* and *ft* are interpreted in the specified *format* and arithmetically multiplied. The result is rounded as if calculated to infinite precision and then rounded to the specified *format*, according to the current rounding mode. The result is placed in the floating-point register specified by *fd*.

This instruction is valid only for single- or double-precision floatingpoint formats.

The operation is not defined if bit 0 of any register specification is set and the FR bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR (fd, fmt, ValueFPR(fs, fmt) * ValueFPR(ft, fmt))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception Inexact exception Overflow exception Underflow exception

NEG.fmt Floating-Point Negate NEG.fmt

31	26	25	21	20	16	15		11	10		65	5	0
COP1 0 1 0 0 0		ſ	fmt	0 0	0		fs			fd		NEG 0 0 0 1 1 1	
6			5		5		5			5		6	

Format:

NEG.fmt fd, fs

Description:

The contents of the FPU register specified by *fs* are interpreted in the specified *format* and the arithmetic negation is taken (polarity of the signbit is changed). The result is placed in the FPU register specified by *fd*.

The negate operation is arithmetic; an NaN operand signals invalid operation.

This instruction is valid only for single- or double-precision floatingpoint formats. The operation is not defined if bit 0 of any register specification is set and the FR bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR(fd, fmt, Negate(ValueFPR(fs, fmt)))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception

ROUND.L.fmt Floating-Point Round to Long Fixed-Point Format

31 20	6 25 2	1 20	16	15	11	10	6	5 0	
COP1 0 1 0 0 0 1	fmt	0 (0 0 0 0 0	fs		fd		ROUND.L 0 0 1 0 0 0	
6	5		5	5		5		6	-

Format:

ROUND.L.fmt fd, fs

Description:

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the long fixed-point format. The result is placed in the floating-point register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to nearest/even (0).

This instruction is valid only for conversion from single- or doubleprecision floating-point formats.

When the source operand is an Infinity, NaN, or the correctly rounded integer result is outside of -2^{63} to 2^{63} – 1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and 2^{63} –1 is returned.

Operation:

T: StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

ROUND.W.fmt Floating-Point Round to Single Fixed-Point Format

31	26	25	21	20	16	15		11	10	6	5		0
COP1 0 1 0 0 0	1		fmt	0 (0000		fs			fd		ROUND.W 0 0 1 1 0 0	
6			5		5		5			5		6	

Format:

ROUND.W.fmt fd, fs

Description:

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the single fixed-point format. The result is placed in the floating-point register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to the nearest/even (RM = 0).

This instruction is valid only for conversion from a single- or doubleprecision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the FR bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the *Status* register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity or NaN, or the correctly rounded integer result is outside of -2^{31} to 2^{31} –1, an Invalid operation exception is raised. If Invalid operation is not enabled, then no exception is taken and 2^{31} –1 is returned.

Operation:

T: StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

SDC1	Store Doubleword from FPU (Coprocessor 1)

SDC1

31	26	25 21	20 16	15	0
	SDC1 1 1 1 1 0 1	base	ft	offset	
	6	5	5	16	

Format:

SDC1 ft, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address.

When FR = 0, the contents of registers ft and ft+1 from the floatingpoint coprocessor are stored at the memory location specified by the effective address. This instruction is not valid, and is undefined, when the least significant bit of ft is non-zero.

When FR = 1, the 64-bit register *ft* is stored to the contents of the doubleword at the memory location specified by the effective address. The *FR* bit of the *Status* register (SR₂₆) specifies whether all 32 registers are addressable. When FR equals zero, this instruction is not defined if the least significant bit of *ft* is non-zero. If FR equals one, *ft* may specify either odd or even registers.

If any of the three least-significant bits of the effective address are nonzero, an address error exception takes place.

Operation:

```
\begin{array}{lll} T: & vAddr \leftarrow (offset_{15})^{16} \mid \mid offset_{15..0}) + GPR[base] \\ & (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ & if SR_{26} = 1 \\ & data \leftarrow CPR[1, ft] \\ & else \\ & data \leftarrow CPR[1, ft_{4..1} \mid \mid 0) \\ & endif \\ & StoreMemory(uncached, DOUBLEWORD, data, pAddr, vAddr, DATA) \end{array}
```

Exceptions:

Coprocessor unusable TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

S	SQRT.fmt				Floating-Point Square Root				SQRT.fmt					
	31	26	25	21	20	16	15	1	11	10	6	5		0
	COP1 0 1 0 0 0	1	fmt		0 0	0 0 0 0		fs		1	fd		SQRT 0 0 0 1 0	
	6		5			5		5			5		6	

SQRT.fmt fd, fs

Description:

The contents of the floating-point register specified by *fs* are interpreted in the specified *format* and the positive arithmetic square root is taken. The result is rounded as if calculated to infinite precision and then rounded to the specified *format*, according to the current rounding mode. If the value of *fs* corresponds to -0, the result will be -0. The result is placed in the floating-point register specified by *fd*.

This instruction is valid only for single- or double-precision floatingpoint formats.

The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR(fd, fmt, SquareRoot(ValueFPR(fs, fmt)))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception Inexact exception

SUB.fmt Floating-Point Subtract SUB.fmt

	31 26	25 21	20 16	15 11	10 6	5 0
	COP1 0 1 0 0 0 1	fmt	ft	fs	fd	SUB 0 0 0 0 0 1
-	6	5	5	5	5	6

Format:

SUB.fmt fd, fs, ft

Description:

The contents of the floating-point registers specified by *fs* and *ft* are interpreted in the specified *format* and arithmetically subtracted. The result is rounded as if calculated to infinite precision and then rounded to the specified *format*, according to the current rounding mode. The result is placed in the floating-point register specified by *fd*.

This instruction is valid only for single- or double-precision floating-point formats.

The operation is not defined if bit 0 of any register specification is set and the FR bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the *Status* register equals one, both even and odd register numbers are valid.

Operation:

T: StoreFPR (fd, fmt, ValueFPR(fs, fmt) - ValueFPR(ft, fmt))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

Unimplemented operation exception Invalid operation exception Inexact exception Overflow exception Underflow exception

1	SWC1					d from FPU essor 1)		SWC	1
ſ	31	26	25 21	20	16	15		0	
	SWC1 1 1 1 0 0		base	ft			offset		
	6		5	5			16		

SWC1 ft, offset(base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address. The contents of register *ft* from the floating-point coprocessor are stored at the memory location specified by the effective address.

The FR bit of the *Status* register specifies whether all 64-bit floating-point registers are addressable.

If FR = 0, SWC1 stores either the high or low half of the 16 even floating-point registers.

If FR = 1, SWC1 stores the low 32-bits of both even and odd floatingpoint registers.

If either of the two least-significant bits of the effective address are nonzero, an address error exception occurs.

Operation:

T:	vAddr $\leftarrow ((\text{offset}_{15})^{48} \text{ offset}_{15.0}) + \text{GPR[base]}$
	$(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)$
	pAddr \leftarrow pAddr _{PSIZE-13} / / (pAddr ₂₀ xor (ReverseEndian 0 ²))
	byte \leftarrow vAddr ₂₀ xor (BigEndianCPU 0 ²)
	if SR ₂₆ = 1 then
	data $\leftarrow CPR[1, ft]_{63-8*byte0} \parallel 0^{8*byte}$
	else if ft ₀ =0 then
	data $\leftarrow CPR[1, ft_{41} \parallel 0]_{63-8*byte0} \parallel 0^{8*byte}$
	else
	data $\leftarrow 0^{32-8*byte} CPR[1, ft_{41} 0]_{6332-8*byte}$
	endif
	StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)

Exceptions:

Coprocessor unusable TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

TRUNC.L.fmt Floating-Point Truncate to Long Fixed-Point Format

31 26	25 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	0 0 0 0 0 0	fs	fd	TRUNC.L 0 0 1 0 01
6	5	5	5	5	6

Format:

TRUNC.L.fmt fd, fs

Description:

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the single fixed-point format. The result is placed in the floating-point register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round toward zero (1).

This instruction is valid only for conversion from single- or doubleprecision floating-point formats.

When the source operand is an Infinity, NaN, or the correctly rounded integer result is outside of -2^{63} to $2^{63}-1$, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and $2^{63}-1$ is returned.

Operation:

T: StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

TRUNC.W.fmt Floating-Point Truncate to Single Fixed-Point Format
Floating-Point

31 26	25 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	0 0 0 0 0 0	fs	fd	TRUNC.W 0 0 1 1 0 1
6	5	5	5	5	6

Format:

TRUNC.W.fmt fd, fs

Description:

The contents of the FPU register specified by *fs* are interpreted in the specified source format *fmt* and arithmetically converted to the single fixed-point format. The result is placed in the FPU register specified by *fd*. Regardless of the setting of the current rounding mode, the conversion

is rounded as if the current rounding mode is round toward zero (RM = 1).

This instruction is valid only for conversion from a single- or doubleprecision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the FR bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the *Status* register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity or NaN, or the correctly rounded integer result is outside of -2^{31} to 2^{31} -1, an Invalid operation exception is raised. If Invalid operation is not enabled, then no exception is taken and 2^{31} -1 is returned.

Operation:

T: StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

Exceptions:

Coprocessor unusable exception Floating-Point exception

Coprocessor Exceptions:

4 20	2826 0	1	2	3	4	5	6	7
129 0			2					,
1								
2		COP1						
3								
4								
5								
6		LWC1				LDC1		
7		SWC1				SDC1		
L					1		1	
	2321			sub)			
2524	0	1	2	3	4	5	6	7
0	MF	DMFη	CF	γ	MT	DMTη	СТ	γ
1	BC	γ	γ	γ	γ	γ	γ	γ
2	S	D	δ	δ	W	Lη	δ	δ
3	δ	δ	δ	δ	δ	δ	δ	δ
	1816	4	2	b ו 3		5	C	7
2019 0					4		6	7
1	BCF	BCT	BCFL	BCTL	γ	γ	γ ~	γ
2	γ γ	γ γ	γ γ	γ γ	γ γ	γ γ	γ γ	γ γ
2	γ γ	γ	$\frac{1}{\gamma}$	γ γ	γ γ	γ	$\frac{1}{\gamma}$	γ γ
5	1	•	•	•	1	•	•	•
	20			fun	oction			
53	0	1	2	3	4	5	6	7
0	ADD	SUB	MUL	DIV	SQRT	ABS	MOV	NEG
1	ROUND.Lη		•	FLOOR.Lη		TRUNC.W	CEIL.W	FLOOR.W
2	δ	δ	δ	δ	δ	δ	δ	δ
3	δ	δ	δ	δ	δ	δ	δ	δ
4	CVT.S	CVT.D	δ	δ	CVT.W	CVT.Lη	δ	δ
5	δ	δ	δ	δ	δ	δ	δ	δ
6	C.F	C.UN	C.EQ	C.UEQ	C.OLT	C.ULT	C.OLE	C.ULE
7	C.SF	C.NGLE	C.SEQ	C.NGL	C.LT	C.NGE	C.LE	C.NGT
Kev	to Table:							
	Operation	codes mar	ked with a	gamma cau	se a reserve	d instructio	n excentio	n. They are

FPU Instruction Opcode Bit Encoding

 η Valid when 64-bit operand opcodes are enabled.

Figure B.3 Bit Encoding for FPU Instructions



Cache Operations Timing

Introduction

This appendix lists cycle operation counts and caveats for RV4700 cache operations timing.

Caveats About Cache Operations

1. All cycle counts are in processor cycles.

2. All cache ops have lower priority than cache misses, write backs and external requests. If the write back buffer contains unwritten data when a cache op is executed, the write back buffer will be retired before the cache op is begun.

If an instruction cache miss occurs at the same time as a cache op is executed, the instruction cache miss will be handled first. Cache ops are mutually exclusive with respect to data cache misses. External requests will be completed before beginning a cache op.

3. For all data cache ops the cache op machine waits for the store buffer and response buffer to empty before beginning the cache op. This can add 3 cycles to any data cache op if there is data in the response buffer or store buffer. The response buffer contains data from the last data cache miss that has not yet been written to the data cache. The store buffer contains delayed store data waiting to be written to the data cache.

4. Cache ops of the form *xxxx_Writeback_xxxx* may perform a write back which will fill the write back buffer. Write backs can affect subsequent cache ops, since they will stall until the write back buffer is written back to memory. Cache ops which fill the write back buffer are noted as (writeback) in the following tables.

5. All cycle counts are best case assuming no interference from the mechanisms described above.

Cache Operations Tables

Table C.1 and Table C.2 show data cache and instruction cache operations information. A detailed explanation of the Fill_I equation follows Table C.2.

Code ¹	Name	Number of Cycles
0	Index_Writeback_Invalidate_ D	10 cycles if the cache line is clean. 12 cycles if the cache line is dirty (Writeback).
1	Index_Load_Tag_D	7 cycles.
2	Index_Store_Tag_D	8 cycles.
3	Create_Dirty_Exclusive_D	 10 cycles for a cache hit. 13 cycles for a cache miss if the cache line is clean. 15 cycles for a cache miss if the cache line is dirty (Writeback).
4	Hit_Invalidate_D	7 cycles for a cache miss. 9 cycles for a cache hit.
5	Hit_Writeback_Invalidate_D	7 cycles for a cache miss. 12 cycles for a cache hit if the cache line is clean. 14 cycles for a cache hit if the cache line is dirty (Writeback).
7	Hit_Writeback_D	7 cycles for a cache miss. 10 cycles for a cache hit if the cache line is clean. 14 cycles for a cache hit if the cache line is dirty (Writeback).
Note: ¹ Code	number corresponds to the code col	umn of the CACHE instruction in Appendix A.

 Table C.1 Primary Data Cache Operations

Code ¹	Name	Number of Cycles					
0	Index_Invalidate_I	7 cycles.					
1	Index_Load_Tag_I	7 cycles.					
2	Index_Store_Tag_I	8 cycles.					
3	n/a	n/a					
4	Hit_Invalidate_I	7 cycles for a cache miss. 9 cycles for a cache hit.					
5	Fill_I	Cycle number must be calculated based on the sys- tem response to a memory access, because Fill_I causes an instruction cache refill from memory. This equation yields the number of processor cycles for a Fill_I cache op: ² Number_of_cycles_for_a_Fill_I_CacheOp = 10 + {0 - (SYSDIV - 1)} + (2 x SYSDIV) + (ML x SYSDIV) + (D x SYSDIV) ³					
6	Hit_Writeback_I	7 cycles for a cache miss. 20 cycles for a cache hit (Writeback).					
Note: ¹ Code							

²For definitions and discussion of the Fill_I equation variables refer to the subsection "Details of the Fill_I Equation," which follows this table.

³The term {0 - (SYSDIV - 1) has a value between 0 and (SYSDIV - 1), depending on the alignment of the execution of the cache op with the system clock.

Table C.2 Primary Instruction Cache Operations

Details on the Fill_I Equation

These are the definitions for the Hit_Writeback_I equation in Table C.2:

- SYSDIV: Number of processor cycles per system cycle; ranges from 2 8.
 - ML: Number of system cycles of memory latency, defined as the number of cycles the SysAD bus is driven by the external agent before the first double word of data appears.
 - D: Number of system cycles required to return the block of data, defined as the number of cycles beginning when the first double word of data appears on the SysAD bus and ending when the last double word of data appears on the SysAD bus, inclusive.



Standby Mode Operation

The RV4700 provides a means to reduce the amount of power consumed by the internal core when the CPU would otherwise not be performing any useful operations. This is known as "Standby Mode" and is discussed in this appendix.

Entering Standby Mode

To enter Standby Mode, first execute the WAIT instruction. When the WAIT instruction finishes the W pipe-stage, if the **SysAD** bus is currently idle, the internal clocks will shut down, thus freezing the pipeline. The PLL, internal timer, some of the input pin clocks (**Int[5:0]***, **NMI***, **ExtRqst***, **Reset*** and **ColdReset***) and the output clocks (**TClock[1:0]**, **RClock[1:0]**, **SyncOut**, **ModeClock** and **MasterOut**) will continue to run. If the conditions are not correct when the WAIT instruction finishes the W pipe-stage (i.e., the **SysAD** bus is not idle), the WAIT is treated as a NOP.

Once the CPU is in Standby Mode, any interrupt, including **ExtRqst*** or **Reset***, will cause the CPU to exit Standby Mode.



Coprocessor 0 Hazards

This appendix identifies the RV4700 Coprocessor 0 hazards. In Table E.1 the number of instructions required between instruction A (which places a value in a CP0 register) and instruction B (which uses the same register as a source) is computed using the following formula:

(destination stage of A) - (source stage of B) - 1

Operation	SOURCE Name	Stage	DESTINATION Name	Stage
MTC0	gpr rt	2(A)	cpr rd	4(W)α
MFC0	cpr rd	2(A)	gpr rt	4(W)α
TLBR	Index, TLB	2(A)	PageMask, EntryHi,EntryLo0, EntryLo1	4(W)
TLBWI TLBWR	Index or Random, PageMask, EntryHi, EntryLo0, EntryLo1	2(A)	TLB	3(D)β
TLBP	PageMask, EntryHi	2(A)	Index	4(W)
ERET	EPC or ErrorEPC,	2(A)	Status.EXL, Status.ERL	4(W) γ
	Status.ERL		LLbit	4(W)
CACHE Index Load Tag			TagLo, TagHi, ECC	3(D)
CACHE Index Store Tag	TagLo, TagHi, ECC	3(D)		
Instruction fetch	EntryHi.ASID, Status.KSU, Sta- tus.RE, Config.K0C, TLB	0(I)		
	Status.ERL, Status.EXL	0(Ι)γ		
Instruction fetch			EPC, Status, Cause	4(W)
exception			BadVAddr, Context, EntryHi	1(I)δ
Coprocessor usable test	Status.CU, Status.KSU, Sta- tus.EXL, Status.ERL	1 (R)		
Interrupt	Cause.IP, Status.IM, Status.IE, Status.EXL, Status.ERL	2(A)		
Load/Store	EntryHi.ASID, Status.KSU, Sta- tus.RE, Status.ERL, Status.EXL Config.KOC, TLB	2(A)		
Load/Store exception			EPC, Status, Cause, Bad- VAddr, Context, EntryHi	4(W)

Notes:

 α There must be at least one instruction between a MTC0 and a MFC0.

 β $\;$ TLBW_ instructions will cause a one cycle slip.

 γ Instructions fetches following an ERET will see a change in EXL or ERL in Stage 2 of the ERET in anticipation of the completion of the ERET. If the ERET does not complete, these instructions are killed before they commit changes in state other than noted by d. The pipestage corresponding to the stage field is given in parentheses.

Table E.1 Coprocessor 0 Hazards

Certain combinations of instructions are not permitted because the results of executing such combinations are unpredictable in the face of the events such as pipeline delays, cache misses, interrupts, and exceptions.

Most hazards result from instructions modifying and reading state in different pipeline stages. Such hazards are defined between pairs of instructions, not on a single instruction in isolation. Other hazards are associated with restartability of instructions in the presence of exceptions.