

Principles of Operation



Principles of Operation

Note:

Before using this information and the product it supports, be sure to read the general information under "Notices" on page xv.

- Softcopy Note:

The reader should be aware of the fact that this publication contains many symbols, such as superscripts, that may not display correctly with any given hardware or software. The definitive version of this publication is the hardcopy version.

Second Edition (October 2001)

This edition obsoletes and replaces z/Architecture Principles of Operation, SA22-7832-00.

This publication is provided for use in conjunction with other relevant IBM publications, and IBM makes no warranty, express or implied, about its completeness or accuracy. The information in this publication is current as of its publication date but is subject to change without notice.

Publications are not stocked at the address given below. Requests for IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

A form for reader's comments is provided at the back of this publication. If the form has been removed, address your comments to:

International Business Machines Corporation Department 55JA Mail Station P384 2455 South Road Poughkeepsie, N.Y., 12601-5400 United States of America

FAX (United States & Canada): 845+432-9405

FAX (Other Countries): Your International Access Code+1+845+432-9405

IBMLink (United States customers only): IBMUSM10(MHVRCFS)

Internet e-mail: mhvrcfs@us.ibm.com

World Wide Web: http://www.ibm.com/s390/os390/webqs.html

When you send information to IBM, you grant IBM a non-exclusive right to use or distribute the information in any way it believes appropriate without incurring any obligation to you.

© Copyright International Business Machines Corporation 1990-2001. All rights reserved.

US Government Users Restricted Rights - Use, duplication or disclosure restricted by GSA ADP Schedule Contract with IBM Corp.

Contents

Notices xv	Chapter 3. Storage	. 3-1
Trademarksxv	Storage Addressing	. 3-2
	Information Formats	. 3-2
Preface xvii	Integral Boundaries	. 3-3
Size and Number Notation xviii	Address Types and Formats	. 3-3
Bytes, Characters, and Codes xix	Address Types	. 3-3
Other Publications xix	Absolute Address	. 3-3
Summary of Changes in Second Edition xx	Real Address	. 3-4
	Virtual Address	. 3-4
Chapter 1. Introduction 1-1	Primary Virtual Address	. 3-4
Highlights of z/Architecture 1-1	Secondary Virtual Address	. 3-4
General Instructions for 64-Bit Integers 1-2	AR-Specified Virtual Address	. 3-5
Other New General Instructions 1-2	Home Virtual Address	
Floating-Point Instructions 1-4	Logical Address	. 3-5
Control Instructions 1-4	Instruction Address	. 3-5
Trimodal Addressing 1-4	Effective Address	. 3-5
Modal Instructions 1-5	Address Size and Wraparound	. 3-5
Effects on Bits 0-31 of a General	Address Wraparound	. 3-6
Register	Storage Key	. 3-8
Extended-Translation Facility 2 1-5	Protection	. 3-9
Input/Output	Key-Controlled Protection	. 3-9
The ESA/390 Base 1-7	Storage-Protection-Override Control .	. 3-10
The ESA/370 and 370-XA Base 1-12	Fetch-Protection-Override Control	. 3-11
System Program	Access-List-Controlled Protection	. 3-11
Compatibility	Page Protection	. 3-11
Compatibility among z/Architecture	Low-Address Protection	. 3-12
Systems 1-14	Suppression on Protection	. 3-12
Compatibility between z/Architecture and	Reference Recording	. 3-14
ESA/390 1-15	Change Recording	. 3-14
Control-Program Compatibility 1-15	Prefixing	. 3-15
Problem-State Compatibility 1-15	Address Spaces	. 3-16
Availability	Changing to Different Address Spaces	
	Address-Space Number	. 3-17
Chapter 2. Organization 2-1	ASN Translation	
Main Storage 2-2	ASN-Translation Controls	. 3-18
Expanded Storage 2-2	Control Register 14	
CPU	ASN-Translation Tables	
PSW	ASN-First-Table Entries	
General Registers 2-3	ASN-Second-Table Entries	
Floating-Point Registers 2-3	ASN-Translation Process	
Floating-Point-Control Register 2-4	ASN-First-Table Lookup	
Control Registers 2-4	ASN-Second-Table Lookup	. 3-23
Access Registers 2-4	Recognition of Exceptions during ASN	
Cryptographic Facility 2-6	Translation	3-23
External Time Reference 2-6	ASN Authorization	
1/0	ASN-Authorization Controls	
Channel Subsystem	Control Register 4	
Channel Paths	ASN-Second-Table Entry	
I/O Devices and Control Units 2-7	Authority-Table Entries	. 3-24
Operator Facilities 2-7		

ASN-Authorization Process 3-24	Identification of Cause	. 4-26
Authority-Table Lookup 3-25	Priority of Indication	. 4-28
Recognition of Exceptions during ASN	Storage-Area Designation	. 4-29
Authorization 3-26	PER Events	. 4-30
Dynamic Address Translation 3-26	Successful Branching	. 4-30
Translation Control	Instruction Fetching	. 4-31
Translation Modes 3-28	Storage Alteration	. 4-31
Control Register 0	Store Using Real Address	. 4-32
Control Register 1	Indication of PER Events Concurrently	
Control Register 7	with Other Interruption Conditions	4-32
Control Register 13	Timing	. 4-34
Translation Tables	Time-of-Day Clock	. 4-35
Region-Table Entries 3-32	Format	
Segment-Table Entries 3-33	States	. 4-35
Page-Table Entries 3-33	Changes in Clock State	
Translation Process	Setting and Inspecting the Clock	
Inspection of Real-Space Control 3-39	TOD Programmable Register	
Inspection of Designation-Type Control 3-39	TOD-Clock Synchronization	
Lookup in a Table Designated by an	Clock Comparator	
Address-Space-Control Element 3-39	CPU Timer	
Lookup in a Table Designated by a	Externally Initiated Functions	
Region-Table Entry 3-40	Resets	
Page-Table Lookup 3-42	CPU Reset	
Formation of the Real Address 3-42	Initial CPU Reset	
Recognition of Exceptions during	Subsystem Reset	
Translation 3-42	Clear Reset	
Translation-Lookaside Buffer 3-42	Power-On Reset	
TLB Structure	Initial Program Loading	
Formation of TLB Entries 3-43	Store Status	
Use of TLB Entries	Multiprocessing	
Modification of Translation Tables 3-45	Shared Main Storage	
Address Summary	CPU-Address Identification	
Addresses Translated 3-47	CPU Signaling and Response	
Handling of Addresses 3-48	Signal-Processor Orders	
Assigned Storage Locations 3-51	Conditions Determining Response	
	Conditions Precluding Interpretation of	
Chapter 4. Control 4-1	the Order Code	
Stopped, Operating, Load, and Check-Stop	Status Bits	
States		
Stopped State 4-2	Chapter 5. Program Execution	. 5-1
Operating State 4-2	Instructions	
Load State 4-2	Operands	. 5-2
Check-Stop State 4-3	Instruction Formats	
Program-Status Word 4-3	Register Operands	
Program-Status-Word Format 4-5	Immediate Operands	
Control Registers	Storage Operands	
Tracing	Address Generation	
Control-Register Allocation 4-13	Trimodal Addressing	
Trace Entries	Sequential Instruction-Address Generation	
Operation	Operand-Address Generation	
Program-Event Recording	Formation of the Intermediate Value	
Control-Register Allocation and	Formation of the Operand Address	
Address-Space-Control Element 4-24	Branch-Address Generation	
Operation	Formation of the Intermediate Value	
	Tanada Talada Ta	

Formation of the Branch Address 5-9	Access-Register Instructions	. 5-42
Instruction Execution and Sequencing 5-10	Access-Register Translation	. 5-43
Decision Making 5-10	Access-Register-Translation Control	. 5-43
Loop Control	Control Register 2	. 5-43
Subroutine Linkage without the Linkage	Control Register 5	. 5-43
Stack	Control Register 8	. 5-43
Simple Branch Instructions 5-10	Access Registers	
Other Linkage Instructions 5-14	Access-Register-Translation Tables	
Interruptions	Dispatchable-Unit Control Table and	
Types of Instruction Ending 5-19	Access-List Designations	5-45
Completion	Access-List Entries	
Suppression 5-19	ASN-Second-Table Entries	
Nullification	Access-Register-Translation Process	
Termination 5-20	Selecting the Access-List-Entry Token	
Interruptible Instructions 5-20	Obtaining the Primary or Secondary	
Point of Interruption 5-20	Address-Space-Control Element	5-51
Unit of Operation	Checking the First Byte of the ALET .	
Execution of Interruptible Instructions . 5-20	Obtaining the Effective Access-List	
Condition-Code Alternative to	Designation	5-51
Interruptibility 5-21	Access-List Lookup	
Exceptions to Nullification and	Locating the ASN-Second-Table Entry	
Suppression 5-22	Authorizing the Use of the Access-List	. 0 02
Storage Change and Restoration for	Entry	5-52
DAT-Associated Access Exceptions 5-22	Checking for Access-List-Controlled	0 02
Modification of DAT-Table Entries 5-23	Protection	5-53
Trial Execution for Editing Instructions	Obtaining the Address-Space-Control	0 00
and Translate Instruction 5-23	Element from the ASN-Second-Table	
Authorization Mechanisms 5-23	Entry	5-53
Mode Requirements 5-24	Recognition of Exceptions during	0 00
Extraction-Authority Control 5-24	Access-Register Translation	5-53
PSW-Key Mask 5-24	ART-Lookaside Buffer	
Secondary-Space Control 5-25	ALB Structure	
Subsystem-Linkage Control 5-25	Formation of ALB Entries	
ASN-Translation Control 5-25	Use of ALB Entries	
Authorization Index 5-25	Modification of ART Tables	
PC-Number Translation 5-29	Subspace Groups	
PC-Number Translation Control 5-29	Subspace-Group Tables	
Control Register 5 5-29	Subspace-Group Dispatchable-Unit	. 5-55
PC-Number Translation Tables 5-29	Control Table	5-55
Linkage-Table Entries 5-29	Subspace-Group ASN-Second-Table	J-JJ
Entry-Table Entries 5-30	Entries	5-57
PC-Number-Translation Process 5-31	Subspace-Replacement Operations	
Obtaining the Linkage-Table	Linkage-Stack Introduction	
Designation 5-32	Summary	
	Linkage-Stack Functions	
Linkage-Table Lookup 5-33 Entry-Table Lookup 5-33	Transferring Program Control	
Recognition of Exceptions during	Branching Using the Linkage Stack	
PC-Number Translation 5-33	Adding and Retrieving Information	
Home Address Space	Testing Authorization	
Access-Register Introduction 5-34	Program-Problem Analysis	
Summary	Linkage-Stack Entry-Table Entries	
Access-Register Functions 5-35	Linkage-Stack Operations	
Access-Register-Specified Address	Linkage-Stack-Operations Control	
Spaces 5-35	Control Register 15	. o-o/

Linkage Stack	ILC on Instruction-Fetching Exceptions	. 6-8
Entry Descriptors 5-67	Exceptions Associated with the PSW	. 6-9
Header Entries 5-69	Early Exception Recognition	. 6-9
Trailer Entries 5-69	Late Exception Recognition	6-10
State Entries 5-70	External Interruption	6-10
Stacking Process 5-72	Clock Comparator	
Locating Space for a New Entry 5-72	CPU Timer	
Forming the New Entry 5-73	Emergency Signal	
Updating the Current Entry 5-74	ETR	
Updating Control Register 15 5-74	External Call	
Recognition of Exceptions during the	Interrupt Key	
Stacking Process 5-74	Malfunction Alert	
Unstacking Process 5-75	Service Signal	
Locating the Current Entry and	I/O Interruption	
Processing a Header Entry 5-75	Machine-Check Interruption	
Checking for a State Entry 5-76	Program Interruption	
Restoring Information 5-76	Data-Exception Code (DXC)	
Updating the Preceding Entry 5-77	Priority of Program Interruptions for	
Updating Control Register 15 5-77	Data Exceptions	6-14
Recognition of Exceptions during the	Program-Interruption Conditions	
Unstacking Process 5-77	Addressing Exception	
Sequence of Storage References 5-77	AFX-Translation Exception	
Conceptual Sequence 5-77	ALEN-Translation Exception	
Overlapped Operation of Instruction	ALE-Sequence Exception	
Execution 5-78	ALET-Specification Exception	
Divisible Instruction Execution 5-78	ASCE-Type Exception	
Interlocks for Virtual-Storage References . 5-79	ASTE-Sequence Exception	
Interlocks between Instructions 5-79	ASTE-Validity Exception	
Interlocks within a Single Instruction 5-80	ASX-Translation Exception	
Instruction Fetching 5-81	Crypto-Operation Exception	
ART-Table and DAT-Table Fetches 5-83	Data Exception	
Storage-Key Accesses 5-83	Decimal-Divide Exception	
Storage-Operand References 5-84	Decimal-Overflow Exception	
Storage-Operand Fetch References 5-84	Execute Exception	
Storage-Operand Store References 5-84	EX-Translation Exception	
Storage-Operand Update References . 5-85	Extended-Authority Exception	
Storage-Operand Consistency 5-86	Fixed-Point-Divide Exception	
Single-Access References 5-86	Fixed-Point-Overflow Exception	
Multiple-Access References 5-86	HFP-Divide Exception	
Block-Concurrent References 5-87	HFP-Exponent-Overflow Exception	
Consistency Specification 5-87	HFP-Exponent-Underflow Exception	
Relation between Operand Accesses 5-89	HFP-Significance Exception	
Other Storage References 5-89	HFP-Square-Root Exception	
Serialization	LX-Translation Exception	
CPU Serialization 5-90	Monitor Event	
Channel-Program Serialization 5-91	Operand Exception	6-24
ŭ	Operation Exception	
Chapter 6. Interruptions 6-1	Page-Translation Exception	
Interruption Action 6-2	PC-Translation-Specification Exception	
Interruption Code 6-5	PER Event	
Enabling and Disabling 6-6	Primary-Authority Exception	
Handling of Floating Interruption Conditions 6-7	Privileged-Operation Exception	
Instruction-Length Code 6-7	Protection Exception	
Zero II C 6-7	Region-First-Translation Exception	

Region-Second-Translation Exception	. 6-28	BRANCH RELATIVE ON CONDITION	
Region-Third-Translation Exception	. 6-28	LONG	7-26
Secondary-Authority Exception	. 6-28	BRANCH RELATIVE ON COUNT	7-27
Segment-Translation Exception	. 6-29	BRANCH RELATIVE ON INDEX HIGH	7-28
Space-Switch Event	. 6-29	BRANCH RELATIVE ON INDEX LOW	
Special-Operation Exception	. 6-30	OR EQUAL	7-28
Specification Exception	. 6-31	CHECKSUM	7-29
Stack-Empty Exception		COMPARE	7-32
Stack-Full Exception	. 6-33	COMPARE AND FORM CODEWORD	7-33
Stack-Operation Exception	. 6-33	COMPARE AND SWAP	7-40
Stack-Specification Exception	. 6-33	COMPARE DOUBLE AND SWAP	7-40
Stack-Type Exception	. 6-33	COMPARE HALFWORD	7-42
Trace-Table Exception	. 6-33	COMPARE HALFWORD IMMEDIATE	7-42
Translation-Specification Exception	. 6-34	COMPARE LOGICAL	7-42
Collective Program-Interruption Names .	. 6-34	COMPARE LOGICAL CHARACTERS	
Recognition of Access Exceptions	. 6-34	UNDER MASK	7-43
Multiple Program-Interruption Conditions	. 6-37	COMPARE LOGICAL LONG	7-44
Access Exceptions	. 6-41	COMPARE LOGICAL LONG EXTENDED	7-46
ASN-Translation Exceptions	. 6-44	COMPARE LOGICAL LONG UNICODE .	7-50
Subspace-Replacement Exceptions .	. 6-45	COMPARE LOGICAL STRING	7-53
Trace Exceptions	. 6-45	COMPARE UNTIL SUBSTRING EQUAL .	7-54
Restart Interruption	. 6-45	COMPRESSION CALL	7-58
Supervisor-Call Interruption	. 6-46	CONVERT TO BINARY	7-69
Priority of Interruptions	. 6-46	CONVERT TO DECIMAL	7-70
		CONVERT UNICODE TO UTF-8	7-71
Chapter 7. General Instructions		CONVERT UTF-8 TO UNICODE	
Data Format		COPY ACCESS	7-77
Binary-Integer Representation		DIVIDE	
Binary Arithmetic		DIVIDE LOGICAL	
Signed Binary Arithmetic		DIVIDE SINGLE	
Addition and Subtraction		EXCLUSIVE OR	
Fixed-Point Overflow		EXECUTE	
Unsigned Binary Arithmetic		EXTRACT ACCESS	
Signed and Logical Comparison		EXTRACT PSW	
Instructions		INSERT CHARACTER	
ADD		INSERT CHARACTERS UNDER MASK	
ADD HALFWORD		INSERT IMMEDIATE	
ADD HALFWORD IMMEDIATE		INSERT PROGRAM MASK	
ADD LOGICAL		LOAD	
ADD LOGICAL WITH CARRY		LOAD ACCESS MULTIPLE	
AND		LOAD ADDRESS	
AND IMMEDIATE		LOAD ADDRESS EXTENDED	
BRANCH AND LINK		LOAD ADDRESS RELATIVE LONG	
BRANCH AND SAVE		LOAD AND TEST	
BRANCH AND SAVE AND SET MODE		LOAD COMPLEMENT	
BRANCH AND SET MODE		LOAD HALFWORD	
BRANCH ON CONDITION		LOAD HALFWORD IMMEDIATE	
BRANCH ON COUNT		LOAD LOGICAL	
BRANCH ON INDEX HIGH		LOAD LOGICAL CHARACTER	
BRANCH ON INDEX LOW OR EQUAL .		LOAD LOGICAL HALFWORD	
BRANCH RELATIVE AND SAVE		LOAD LOGICAL IMMEDIATE	
BRANCH RELATIVE AND SAVE LONG		LOAD LOGICAL THIRTY ONE BITS	
BRANCH RELATIVE ON CONDITION .	. /-26	LOAD MULTIPLE	
		LOAD MULTIPLE DISJOINT	7-89

LOAD MULTIPLE HIGH 7-90	SUPERVISOR CALL 7-147
LOAD NEGATIVE	TEST ADDRESSING MODE 7-147
LOAD PAIR FROM QUADWORD 7-90	TEST AND SET 7-147
LOAD POSITIVE	TEST UNDER MASK (TEST UNDER
LOAD REVERSED	MASK HIGH, TEST UNDER MASK
MONITOR CALL	LOW) 7-148
MOVE	TRANSLATE 7-149
MOVE INVERSE	TRANSLATE AND TEST 7-150
MOVE LONG	TRANSLATE EXTENDED 7-151
MOVE LONG EXTENDED 7-98	TRANSLATE ONE TO ONE 7-153
MOVE LONG UNICODE 7-101	TRANSLATE ONE TO TWO 7-153
MOVE NUMERICS 7-105	TRANSLATE TWO TO ONE 7-153
MOVE STRING 7-105	TRANSLATE TWO TO TWO 7-153
MOVE WITH OFFSET 7-107	UNPACK
MOVE ZONES 7-107	UNPACK ASCII 7-159
MULTIPLY	UNPACK UNICODE 7-160
MULTIPLY HALFWORD 7-108	UPDATE TREE 7-160
MULTIPLY HALFWORD IMMEDIATE 7-109	
MULTIPLY LOGICAL 7-109	Chapter 8. Decimal Instructions 8-1
MULTIPLY SINGLE 7-110	Decimal-Number Formats 8-1
OR	Zoned Format 8-1
OR IMMEDIATE 7-112	Packed Format 8-1
PACK 7-112	Decimal Codes 8-2
PACK ASCII	Decimal Operations 8-2
PACK UNICODE 7-114	Decimal-Arithmetic Instructions 8-2
PERFORM LOCKED OPERATION 7-115	Editing Instructions 8-3
ROTATE LEFT SINGLE LOGICAL 7-130	Execution of Decimal Instructions 8-3
SEARCH STRING 7-131	Other Instructions for Decimal Operands . 8-3
SET ACCESS	Decimal-Operand Data Exception 8-4
SET ADDRESSING MODE 7-132	Instructions 8-4
SET PROGRAM MASK 7-133	ADD DECIMAL 8-5
SHIFT LEFT DOUBLE 7-133	COMPARE DECIMAL 8-6
SHIFT LEFT DOUBLE LOGICAL 7-134	DIVIDE DECIMAL 8-6
SHIFT LEFT SINGLE 7-135	EDIT 8-7
SHIFT LEFT SINGLE LOGICAL 7-135	EDIT AND MARK 8-9
SHIFT RIGHT DOUBLE 7-136	MULTIPLY DECIMAL
SHIFT RIGHT DOUBLE LOGICAL 7-136	SHIFT AND ROUND DECIMAL 8-11
SHIFT RIGHT SINGLE 7-137	SUBTRACT DECIMAL 8-12
SHIFT RIGHT SINGLE LOGICAL 7-137	TEST DECIMAL 8-13
STORE	ZERO AND ADD 8-13
STORE ACCESS MULTIPLE 7-138	
STORE CHARACTER 7-138	Chapter 9. Floating-Point Overview and
STORE CHARACTERS UNDER MASK 7-139	Support Instructions 9-1
STORE CLOCK	Registers And Controls 9-2
STORE CLOCK EXTENDED 7-140	Floating-Point Registers 9-2
STORE HALFWORD 7-142	Additional Floating-Point (AFP)
STORE MULTIPLE 7-142	Registers 9-2
STORE MULTIPLE HIGH 7-143	Valid Floating-Point-Register
STORE PAIR TO QUADWORD 7-143	Designations 9-2
STORE REVERSED	Floating-Point-Control (FPC) Register 9-2
SUBTRACT	AFP-Register-Control Bit 9-2
SUBTRACT HALFWORD 7-145	Explicit Rounding Methods 9-3
SUBTRACT LOGICAL 7-145	Summary of Rounding Action 9-3
SUBTRACT LOGICAL WITH BORROW 7-146	

Comparison of BFP and HFP Number	SET ADDRESS SPACE CONTROL	
Representations 9-4	FAST	10-83
BFP and HFP Number Ranges 9-4	SET CLOCK	
Equivalent BFP and HFP Number	SET CLOCK COMPARATOR	. 10-86
Representations 9-4	SET CLOCK PROGRAMMABLE FIELD	.10-86
Instructions	SET CPU TIMER	. 10-86
CONVERT BFP TO HFP 9-8	SET PREFIX	. 10-87
CONVERT HFP TO BFP 9-9	SET PSW KEY FROM ADDRESS	
LOAD	SET SECONDARY ASN	. 10-88
LOAD ZERO	SET STORAGE KEY EXTENDED	
STORE	SET SYSTEM MASK	. 10-91
Summary of All Floating-Point Instructions 9-11	SIGNAL PROCESSOR	
	STORE CLOCK COMPARATOR	. 10-93
Chapter 10. Control Instructions 10-1	STORE CONTROL	. 10-93
BRANCH AND SET AUTHORITY 10-6	STORE CPU ADDRESS	
BRANCH AND STACK 10-10	STORE CPU ID	
BRANCH IN SUBSPACE GROUP 10-13	STORE CPU TIMER	. 10-95
COMPARE AND SWAP AND PURGE . 10-18	STORE FACILITY LIST	. 10-95
DIAGNOSE	STORE PREFIX	
EXTRACT AND SET EXTENDED	STORE REAL ADDRESS	. 10-96
AUTHORITY 10-20	STORE SYSTEM INFORMATION	. 10-97
EXTRACT PRIMARY ASN 10-20	STORE THEN AND SYSTEM MASK .	10-107
EXTRACT SECONDARY ASN 10-21	STORE THEN OR SYSTEM MASK	10-107
EXTRACT STACKED REGISTERS 10-21	STORE USING REAL ADDRESS	10-107
EXTRACT STACKED STATE 10-23	TEST ACCESS	10-108
INSERT ADDRESS SPACE CONTROL .10-26	TEST BLOCK	10-110
INSERT PSW KEY 10-27	TEST PROTECTION	10-113
INSERT STORAGE KEY EXTENDED . 10-27	TRACE	10-115
INSERT VIRTUAL STORAGE KEY 10-28	TRAP	10-116
INVALIDATE PAGE TABLE ENTRY 10-29		
LOAD ADDRESS SPACE	Chapter 11. Machine-Check Handling	
PARAMETERS 10-30	Machine-Check Detection	
LOAD CONTROL 10-39	Correction of Machine Malfunctions	
LOAD PSW	Error Checking and Correction	
LOAD PSW EXTENDED 10-40	CPU Retry	
LOAD REAL ADDRESS 10-41	Effects of CPU Retry	
LOAD USING REAL ADDRESS 10-46	Checkpoint Synchronization	11-3
MODIFY STACKED STATE 10-46	Handling of Machine Checks during	
MOVE PAGE	Checkpoint Synchronization	
MOVE TO PRIMARY 10-50	Checkpoint-Synchronization Operation	
MOVE TO SECONDARY 10-50	Checkpoint-Synchronization Action .	
MOVE WITH DESTINATION KEY 10-52	Channel-Subsystem Recovery	
MOVE WITH KEY 10-53	Unit Deletion	
MOVE WITH SOURCE KEY 10-54	Handling of Machine Checks	
PAGE IN	Validation	
PAGE OUT 10-56	Invalid CBC in Storage	
PROGRAM CALL	Programmed Validation of Storage	
PROGRAM RETURN 10-70	Invalid CBC in Storage Keys	
PROGRAM TRANSFER 10-74	Invalid CBC in Registers	
PURGE ALB	Check-Stop State	
PURGE TLB	System Check Stop	
RESET REFERENCE BIT EXTENDED . 10-80	Machine-Check Interruption	
RESUME PROGRAM 10-81	Exigent Conditions	
	DEDIESSINE CONDITIONS	11-1/

Interruption Action	Floating Machine-Check-Interruption
Point of Interruption	Conditions
Machine-Check-Interruption Code 11-15	Floating I/O Interruptions 11-24
Subclass	Machine-Check Masking
System Damage	Channel-Report-Pending Subclass
Instruction-Processing Damage 11-16	Mask
System Recovery	Recovery Subclass Mask 11-25
Timing-Facility Damage	Degradation Subclass Mask 11-25
External Damage	External-Damage Subclass Mask 11-25
Degradation	Warning Subclass Mask
	-
Warning	Machine-Check Logout
Channel Report Pending	Summary of Machine-Check Masking 11-25
Service-Processor Damage 11-18	Observanto Omercan Facilities 40.4
Channel-Subsystem Damage 11-18	Chapter 12. Operator Facilities 12-1
Subclass Modifiers	Manual Operation
Backed Up	Basic Operator Facilities
Delayed Access Exception 11-18	Address-Compare Controls 12-1
Ancillary Report 11-18	Alter-and-Display Controls 12-2
Synchronous	Architectural-Mode Indicator 12-2
Machine-Check-Interruption Conditions 11-18	Architectural-Mode-Selection Controls 12-2
Processing Backup 11-18	Check-Stop Indicator
Processing Damage 11-19	IML Controls
Storage Errors	Interrupt Key
Storage Error Uncorrected 11-19	Load Indicator
Storage Error Corrected 11-20	Load-Clear Key
Storage-Key Error Uncorrected 11-20	Load-Normal Key
Storage Degradation 11-20	Load-Unit-Address Controls 12-3
Indirect Storage Error	Manual Indicator
Machine-Check Interruption-Code	Power Controls
Validity Bits	Rate Control
PSW-MWP Validity	Restart Key
PSW Mask and Key Validity 11-21	Start Key
PSW Program-Mask and	Stop Key
Condition-Code Validity 11-21	Store-Status Key
PSW-Instruction-Address Validity 11-21	System-Reset-Clear Key
Failing-Storage-Address Validity 11-21	System-Reset-Normal Key
External-Damage-Code Validity 11-21	Test Indicator
Floating-Point-Register Validity 11-21	TOD-Clock Control
General-Register Validity	Wait Indicator
Control-Register Validity	Multiprocessing Configurations
Storage Logical Validity	Widthprocessing Configurations
,	Chapter 12 I/O Overview 10.1
Access-Register Validity	Chapter 13. I/O Overview
TOD-Programmable-Register Validity 11-22	Input/Output (I/O)
Floating-Point-Control-Register	The Channel Subsystem
Validity	Subchannels
CPU-Timer Validity	Attachment of Input/Output Devices 13-2
Clock-Comparator Validity 11-22	Channel Paths
Machine-Check Extended Interruption	Control Units
Information	I/O Devices
Register-Save Areas	I/O Addressing
External-Damage Code	Channel-Path Identifier
Failing-Storage Address 11-23	Subchannel Number
Handling of Machine-Check Conditions 11-23	Device Number
Floating Interruption Conditions 11-23	Device Identifier 13-5

Performance of I/O Operations 13-6	Performance of I/O Operations	15-20
Start-Function Initiation 13-6	Blocking of Data	15-21
Path Management	Operation-Request Block	15-21
Channel-Program Execution 13-7	Channel-Command Word	15-26
Conclusion of I/O Operations 13-8	Command Code	15-27
I/O Interruptions	Designation of Storage Area	
·	Chaining	
Chapter 14. I/O Instructions 14-1	Data Chaining	
I/O-Instruction Formats	Command Chaining	
I/O-Instruction Execution 14-1	Skipping	
Serialization	Program-Controlled Interruption	
Operand Access 14-1	CCW Indirect Data Addressing	
Condition Code	Suspension of Channel-Program	
Program Exceptions 14-2	Execution	15-37
Instructions	Commands and Flags	
CANCEL SUBCHANNEL 14-4	Branching in Channel Programs	
CLEAR SUBCHANNEL 14-4	Transfer in Channel	
HALT SUBCHANNEL 14-5	Command Retry	
MODIFY SUBCHANNEL 14-7	Concluding I/O Operations before Initiation	.15-41
RESET CHANNEL PATH 14-8	Concluding I/O Operations during Initiation	.15-41
RESUME SUBCHANNEL	Immediate Conclusion of I/O Operations	15-42
SET ADDRESS LIMIT	Concluding I/O Operations during Data	
SET CHANNEL MONITOR 14-12	Transfer	15-42
START SUBCHANNEL	Channel-Path-Reset Function	
STORE CHANNEL PATH STATUS 14-15	Channel-Path-Reset-Function Signaling .	
STORE CHANNEL REPORT WORD 14-16	Channel-Path-Reset-Function-	10 11
STORE SUBCHANNEL 14-17	Completion Signaling	15-44
TEST PENDING INTERRUPTION 14-18	Completion digitaling	10 11
TEST SUBCHANNEL	Chapter 16. I/O Interruptions	16-1
1201 000017/11/11/22	Interruption Conditions	
Chapter 15. Basic I/O Functions 15-1	Intermediate Interruption Condition	
Control of Basic I/O Functions	Primary Interruption Condition	
Subchannel-Information Block 15-1	Secondary Interruption Condition	
Path-Management-Control Word 15-2	Alert Interruption Condition	
Subchannel-Status Word	Priority of Interruptions	
Model-Dependent Area	Interruption Action	
Summary of Modifiable Fields 15-8	Interruption-Response Block	
Channel-Path Allegiance	Subchannel-Status Word	
Working Allegiance	Subchannel Key	
Active Allegiance	Suspend Control (S)	
Dedicated Allegiance 15-11	Extended-Status-Word Format (L)	
Channel-Path Availability 15-12	Deferred Condition Code (CC)	
Control-Unit Type	Format (F)	
Clear Function	Prefetch (P)	
Clear-Function Path Management 15-13	Initial-Status-Interruption Control (I)	
Clear-Function Subchannel Modification 15-13	Address-Limit-Checking Control (A)	
		.16-11
Clear-Function Signaling and	Suppress-Suspended Interruption (U)	
Completion	Subchannel-Control Field	
	Zero Condition Code (Z)	
Halt-Function Path Management 15-15	Extended Control (E)	
Halt-Function Signaling and Completion .15-15	Path Not Operational (N)	
Start Function and Resume Function 15-17	Function Control (FC)	
Start-Function and Resume-Function	Activity Control (AC)	
Path Management 15-18	Status Control (SC)	16-16

CCW-Address Field 16-18	Status Verification	17-17
Device-Status Field 16-23	Address-Limit Checking	17-17
Subchannel-Status Field 16-23	Configuration Alert	
Program-Controlled Interruption 16-23	Incorrect-Length-Indication Suppression	
Incorrect Length 16-23	Concurrent Sense	
Program Check 16-24	Channel-Subsystem Recovery	
Protection Check 16-26	Channel Report	
Channel-Data Check 16-26	Channel-Report Word	
Channel-Control Check 16-27	Channel-Subsystem-I/O-Priority Facility	
Interface-Control Check 16-28	Number of	.,
Chaining Check	Channel-Subsystem-Priority Levels	17-23
Count Field	Chainer Subsystem 1 Honly Levels	17 20
Extended-Status Word	Chapter 18. Hexadecimal-Floating-Point	
Extended-Status Format 0 16-32	Instructions	18-1
	HFP Arithmetic	
Subchannel Logout		
Extended-Report Word 16-36	HFP Number Representation	
Failing-Storage Address 16-37	Normalization	
Secondary-CCW Address 16-38	HFP Data Format	
Extended-Status Format 1 16-38	Instructions	
Extended-Status Format 2 16-38	ADD NORMALIZED	
Extended-Status Format 3 16-39	ADD UNNORMALIZED	
Extended-Control Word 16-40	COMPARE	
	CONVERT FROM FIXED	
Chapter 17. I/O Support Functions 17-1	CONVERT TO FIXED	
Channel-Subsystem Monitoring 17-1	DIVIDE	
Channel-Subsystem Timing 17-2	HALVE	
Channel-Subsystem Timer 17-2	LOAD AND TEST	
Measurement-Block Update 17-2	LOAD COMPLEMENT	
Measurement Block 17-3	LOAD FP INTEGER	
Measurement-Block Origin 17-6	LOAD LENGTHENED	
Measurement-Block Key 17-6	LOAD NEGATIVE	
Measurement-Block Index 17-6	LOAD POSITIVE	18-16
Measurement-Block-Update Mode 17-6	LOAD ROUNDED	18-17
Measurement-Block-Update Enable 17-6	MULTIPLY	18-18
Control-Unit-Queuing Measurement 17-7	SQUARE ROOT	18-19
Control-Unit-Defer Time 17-7	SUBTRACT NORMALIZED	18-21
Device-Active-Only Measurement 17-7	SUBTRACT UNNORMALIZED	18-21
Time-Interval-Measurement Accuracy 17-7		
Device-Connect-Time Measurement 17-8	Chapter 19. Binary-Floating-Point	
Device-Connect-Time-Measurement	Instructions	19-1
Mode	Binary-Floating-Point Facility	. 19-1
Device-Connect-Time-Measurement	Floating-Point-Control (FPC) Register	
Enable 17-8	IEEE Masks and Flags	
Signals and Resets	FPC DXC Byte	
Signals	Operations on the FPC Register	
Halt Signal	BFP Arithmetic	
Clear Signal	BFP Data Formats	
Reset Signal	BFP Short Format	
Resets	BFP Long Format	
Channel-Path Reset	BFP Extended Format	
I/O-System Reset	Biased Exponent	
Externally Initiated Functions 17-14	Significand	
Initial Program Loading	Values of Nonzero Numbers	
Reconfiguration of the I/O System 17-17	Classes of REP Data	
Decomposition of the ACL System 1/-1/	CIASSES OF DEE LIATA	19-

Zeros	Decimal Integers	. A-4
Denormalized Numbers 19-6	Hexadecimal-Floating-Point Numbers	
Normalized Numbers 19-6	Conversion Example	
Infinities	Instruction-Use Examples	
Signaling and Quiet NaNs 19-6	Machine Format	
BFP-Format Conversion 19-7	Assembler-Language Format	
BFP Rounding	Addressing Mode in Examples	
Rounding Mode 19-7	General Instructions	
Normalization and Denormalization 19-8	ADD HALFWORD (AH)	
BFP Comparison 19-8	AND (N, NC, NI, NR)	
Condition Codes for BFP Instructions 19-9	NI Example	
Remainder	Linkage Instructions (BAL, BALR, BAS,	. ,. 0
IEEE Exception Conditions 19-10	BASR, BASSM, BSM)	A-8
IEEE Invalid Operation 19-10	Other BALR and BASR Examples	
IEEE Division-By-Zero 19-11	BRANCH AND STACK (BAKR)	
IEEE Overflow 19-11	BAKR Example 1	
IEEE Underflow 19-12	BAKR Example 2	
IEEE Inexact	BAKR Example 3	
Result Figures	BRANCH ON CONDITION (BC, BCR)	
-	· · · · · · · · · · · · · · · · · · ·	
Data-Exception Codes (DXC) and	BRANCH ON COUNT (BCT, BCTR)	
Abbreviations	BRANCH ON INDEX HIGH (BXH)	A-12
Instructions	BXH Example 1	
ADD	BXH Example 2 ON OR FOLIAL	A-13
COMPARE 19-23	BRANCH ON INDEX LOW OR EQUAL	A 40
COMPARE AND SIGNAL 19-24	(BXLE)	A-13
CONVERT FROM FIXED 19-26	BXLE Example 1	
CONVERT TO FIXED 19-26	BXLE Example 2	A-14
DIVIDE	COMPARE AND FORM CODEWORD	
DIVIDE TO INTEGER 19-29	(CFC)	
EXTRACT FPC 19-33	COMPARE HALFWORD (CH)	A-14
LOAD AND TEST	COMPARE LOGICAL (CL, CLC, CLI,	
LOAD COMPLEMENT 19-34	CLR)	
LOAD FP INTEGER 19-35	CLC Example	
LOAD FPC	CLI Example	
LOAD LENGTHENED 19-37	CLR Example	A-15
LOAD NEGATIVE	COMPARE LOGICAL CHARACTERS	
LOAD POSITIVE 19-38	UNDER MASK (CLM)	A-15
LOAD ROUNDED	COMPARE LOGICAL LONG (CLCL)	A-16
MULTIPLY	COMPARE LOGICAL STRING (CLST) .	A-17
MULTIPLY AND ADD 19-41	CONVERT TO BINARY (CVB)	A-18
MULTIPLY AND SUBTRACT 19-41	CONVERT TO DECIMAL (CVD)	A-18
SET FPC	DIVIDE (D, DR)	A-19
SET ROUNDING MODE 19-43	EXCLUSIVE OR (X, XC, XI, XR)	A-19
SQUARE ROOT 19-44	XC Example	A-19
STORE FPC 19-44	XI Example	A-20
SUBTRACT 19-45	EXECUTE (EX)	A-21
TEST DATA CLASS 19-45	INSERT CHARACTERS UNDER MASK	
	(ICM)	A-21
Appendix A. Number Representation and	LOAD (L, LR)	A-22
Instruction-Use Examples A-1	LOAD ADDRESS (LA)	A-22
Number Representation	LOAD HALFWORD (LH)	A-23
Binary Integers	MOVE (MVC, MVI)	A-23
Signed Binary Integers A-2	MVC Example	A-23
Unsigned Binary Integers A-3	MVI Example	A-24

MOVE INVERSE (MVCIN)	A-24	DIVIDE (DD, DDR, DE, DER)	A-40
MOVE LONG (MVCL)	A-25	HALVE (HDR, HER)	A-41
MOVE NUMERICS (MVN)	A-25	MULTIPLY (MD, MDR, MDE, MDER,	
MOVE STRING (MVST)	A-26	MXD, MXDR, MXR)	A-41
MOVE WITH OFFSET (MVO)	A-26	Hexadecimal-Floating-Point-Number	
MOVE ZONES (MVZ)	A-27	Conversion	A-42
MULTIPLY (M, MR)	A-27	Fixed Point to Hexadecimal Floating	
MULTIPLY HALFWORD (MH)		Point	A-42
OR (O, OC, OI, OR)	A-28	Hexadecimal Floating Point to Fixed	
OI Example		Point	A-42
PACK (PACK)		Multiprogramming and Multiprocessing	
SEARCH STRING (SRST)		Examples	A-43
SRST Example 1		Example of a Program Failure Using OR	
SRST Example 2		Immediate	A-43
SHIFT LEFT DOUBLE (SLDA)		Conditional Swapping Instructions (CS,	
SHIFT LEFT SINGLE (SLA)	A-30	CDS)	A-44
STORE CHARACTERS UNDER MASK		Setting a Single Bit	A-44
(STCM)		Updating Counters	A-45
STORE MULTIPLE (STM)		Bypassing Post and Wait	A-45
TEST UNDER MASK (TM)		Bypass Post Routine	A-45
TRANSLATE (TR)			A-46
TRANSLATE AND TEST (TRT)		Lock/Unlock	A-46
UNPACK (UNPK)		Lock/Unlock with LIFO Queuing for	
UPDATE TREE (UPT)		Contentions	A-46
Decimal Instructions		Lock/Unlock with FIFO Queuing for	
ADD DECIMAL (AP)		Contentions	A-47
COMPARE DECIMAL (CP)		Free-Pool Manipulation	A-48
DIVIDE DECIMAL (DP)	A-34	PERFORM LOCKED OPERATION (PLO)	A-50
EDIT (ED)		Sorting Instructions	A-51
EDIT AND MARK (EDMK)		Tree Format	A-51
MULTIPLY DECIMAL (MP)		Example of Use of Sort Instructions	A-53
SHIFT AND ROUND DECIMAL (SRP)			
Decimal Left Shift		Appendix B. Lists of Instructions	B-1
Decimal Right Shift			_
Decimal Right Shift and Round		Appendix C. Condition-Code Settings	C-1
1,30,	. A-38		
ZERO AND ADD (ZAP)	A-38	Appendix G. Table of Powers of 2	G-1
Hexadecimal-Floating-Point Instructions	A-39		
ADD NORMALIZED (AD, ADR, AE, AER,		Appendix H. Hexadecimal Tables	H-1
AXR)	A-39		
ADD UNNORMALIZED (AU, AUR, AW,		Appendix I. EBCDIC and Other Codes	. I-1
AWR)	A-39		
COMPARE (CD, CDR, CE, CER)	A-40	Index	X-1

Notices

References in this publication to IBM* products, programs or services do not imply that IBM intends to make these available in all countries in which IBM operates. Any reference to an IBM product, program, or service is not intended to state or imply that only IBM's product, program, or service may be used. Any functionally equivalent product, program, or service that does not infringe any of IBM's intellectual property rights may be used instead of the IBM product, program, or service. Evaluation and verification of operation in conjunction with other products, except those expressly designated by IBM, is the user's responsibility.

IBM may have patents or pending patent applications covering subject matter in this document. The furnishing of this document does not give you any license to these patents. You can send license inquiries, in writing, to the IBM Director of Licensing, IBM Corporation, North Castle Drive, Armonk, NY, 10504-1785 USA.

Trademarks

The following terms, denoted by an asterisk (*) at the first or most prominent occurrence in this publication, are trademarks of the International Business Machines Corporation in the United States or other countries:

AIX/ESA

BookMaster

CICS

DB2

Enterprise Systems Architecture/370

Enterprise Systems Architecture/390

Enterprise Systems Connection Architecture

ESA/370

ESA/390

ESCON

FICON

IBM

IBMLink

MVS/ESA

OS/390

Processor Resource/Systems Manager

PR/SM

Sysplex Timer

System/370

VM/ESA

z/Architecture

z/OS

Preface

This publication provides, for reference purposes, a detailed z/Architecture* description.

The publication applies only to systems operating as defined by z/Architecture. For systems operating in accordance with the Enterprise Systems Architecture/390* (ESA/390*) definition, the *IBM ESA/390 Principles of Operation*, SA22-7201, should be consulted.

The publication describes each function at the level of detail needed to prepare an assembler-language program that relies on that function. It does not, however, describe the notation and conventions that must be employed in preparing such a program, for which the user must instead refer to the appropriate assembler-language publication.

The information in this publication is provided principally for use by assembler-language programmers, although anyone concerned with the functional details of z/Architecture will find it useful.

This publication is written as a reference and should not be considered an introduction or a text-book. It assumes the user has a basic knowledge of data-processing systems.

All facilities discussed in this publication are not necessarily available on every model. Furthermore, in some instances the definitions have been structured to allow for some degree extendibility, and therefore certain capabilities may be described or implied that are not offered on any model. Examples of such capabilities are the use of a 16-bit field in the subsystem-identification word to identify the subchannel number, the size of the CPU address, and the number of CPUs sharing main storage. The allowance for this type of extendibility should not be construed as implying any intention by IBM to provide such capabilities. For information about the characteristics and availability of facilities on a specific model, see the functional characteristics publication for that model.

Largely because this publication is arranged for reference, certain words and phrases appear, of necessity, earlier in the publication than the principal discussions explaining them. The reader who encounters a problem because of this arrangement should refer to the index, which indicates the location of the key description.

The information presented in this publication is grouped in 19 chapters and several appendixes:

Chapter 1, Introduction, highlights the major facilities of z/Architecture.

Chapter 2, Organization, describes the major groupings within the system—main storage, expanded storage, the central processing unit (CPU), the external time reference (ETR), and input/output—with some attention given to the composition and characteristics of those groupings.

Chapter 3, Storage, explains the information formats, the addressing of storage, and the facilities for storage protection. It also deals with dynamic address translation (DAT), which, coupled with special programming support, makes the use of a virtual storage possible.

Chapter 4, Control, describes the facilities for the switching of system status, for special externally initiated operations, for debugging, and for timing. It deals specifically with CPU states, control modes, the program-status word (PSW), control registers, tracing, program-event recording, timing facilities, resets, store status, and initial program loading.

Chapter 5, Program Execution, explains the role of instructions in program execution, looks in detail at instruction formats, and describes briefly the use of the program-status word (PSW), of branching, and of interruptions. It contains the principal description of the advanced address-space facilities that were introduced in ESA/370*. It also details the aspects of program execution on one

z/Architecture, Enterprise Systems Architecture/390, ESA/390, and ESA/370 are trademarks of the International Business Machines Corporation.

CPU as observed by other CPUs and by channel programs.

Chapter 6, Interruptions, details the mechanism that permits the CPU to change its state as a result of conditions external to the system, within the system, or within the CPU itself. Six classes of interruptions are identified and described: machine-check interruptions, program ruptions, supervisor-call interruptions, external interruptions, input/output interruptions, and restart interruptions.

Chapter 7, General Instructions, contains detailed descriptions of logical and binary-integer data formats and of all unprivileged instructions except the decimal and floating-point instructions.

Chapter 8, Decimal Instructions, describes in detail decimal data formats and the decimal instructions.

Chapter 9, Floating-Point Overview and Support Instructions, includes an introduction to the floating-point operations, detailed descriptions of those instructions common to both hexadecimalfloating-point and binary-floating-point operations, and summaries of all floating-point instructions.

Chapter 10, Control Instructions, contains detailed descriptions of all of the semiprivileged and privileged instructions except for the I/O instructions.

Chapter 11, Machine-Check Handling, describes the mechanisms for detecting, correcting, and reporting machine malfunctions.

Chapter 12, Operator Facilities, describes the basic manual functions and controls available for operating and controlling the system.

Chapters 13-17 of this publication provide a detailed definition of the functions performed by the channel subsystem and the logical interface between the CPU and the channel subsystem.

Chapter 13, I/O Overview, provides a brief description of the basic components and operation of the channel subsystem.

Chapter 14, I/O Instructions, contains the description of the I/O instructions.

Chapter 15, Basic I/O Functions, describes the basic I/O functions performed by the channel subsystem, including the initiation, control, and conclusion of I/O operations.

Chapter 16, I/O Interruptions, covers I/O interruptions and interruption conditions.

Chapter 17, I/O Support Functions, describes such functions as channel-subsystem usage monitoring, resets, initial-program loading, reconfiguration, and channel-subsystem recovery.

Chapter 18, Hexadecimal-Floating-Point Instructions, contains detailed descriptions of the hexadecimal-floating-point (HFP) data formats and the HFP instructions.

Chapter 19, Binary-Floating-Point Instructions, contains detailed descriptions of the binaryfloating-point (BFP) data formats and the BFP instructions.

The Appendixes include:

- Information about number representation
- Instruction-use examples
- · Lists of the instructions arranged in several sequences
- · A summary of the condition-code settings
- A table of the powers of 2
- Tabular information helpful in dealing with hexadecimal numbers
- A table of EBCDIC and other codes.

Size and Number Notation

In this publication, the letters K, M, G, T, P, and E denote the multipliers 210, 220, 230, 240, 250, and 260, respectively. Although the letters are borrowed from the decimal system and stand for kilo (10³), mega (10⁶), giga (10⁹), tera (10¹²), peta (1015), and exa (1018), they do not have the decimal meaning but instead represent the power of 2 closest to the corresponding power of 10. Their meaning in this publication is as follows:

Symbol	Value
K (kilo)	1,024 = 210
M (mega)	1,048,576 = 220
G (giga)	1,073,741,824 = 230
T (tera)	1,099,511,627,776 = 240
P (peta)	1,125,899,906,842,624 = 250
E (exa)	1,152,921,504,606,846,976 = 260

The following are some examples of the use of K, M, G, T, and E:

2,048 is expressed as 2K.

4,096 is expressed as 4K.

65,536 is expressed as 64K (not 65K).

2²⁴ is expressed as 16M.

231 is expressed as 2G.

242 is expressed as 4T.

264 is expressed as 16E.

When the words "thousand" and "million" are used, no special power-of-2 meaning is assigned to them.

All numbers in this publication are in decimal unless they are explicitly noted as being in binary or hexadecimal (hex).

Bytes, Characters, and Codes

Although the System/360 architecture was originally designed to support the Extended Binary-Coded-Decimal Interchange Code (EBCDIC), the instructions and data formats of the architecture are for the most part independent of the external code which is to be processed by the machine. For most instructions, all 256 possible combinations of bit patterns for a particular byte can be processed, independent of the character which the bit pattern is intended to represent. instructions which use the zoned format, and for those few instructions which are dependent on a particular external code, the instruction TRANS-LATE may be used to convert data from one code to another code. Thus, a machine operating in accordance with z/Architecture can process

EBCDIC, ASCII, or any other code which can be represented in eight or fewer bits per character.

In this publication, unless otherwise specified, the value given for a byte is the value obtained by considering the bits of the byte to represent a binary code. Thus, when a byte is said to contain a zero, the value 00000000 binary, or 00 hex, is meant, and not the value for an EBCDIC character "0," which would be F0 hex.

Other Publications

The parallel-I/O interface is described in the publication *IBM System/360 and System/370 I/O Interface Channel to Control Unit Original Equipment Manufacturers' Information*, GA22-6974.

The parallel-I/O channel-to-channel adapter is described in the publication *IBM Enterprise Systems Architecture/390 Channel-to-Channel Adapter for the System/360 and System/370 I/O Interface*, SA22-7091.

The Enterprise Systems Connection Architecture* (ESCON*) I/O interface, referred to in this publication along with the FICON I/O interface as the serial-I/O interface, is described in the publication IBM Enterprise Systems Architecture/390 ESCON I/O Interface, SA22-7202.

The FICON I/O interface is described in the ANSI standards document *Fibre Channel - Single-Byte Command Code Sets-2 (FC-SB-2).*

The channel-to-channel adapter for the serial-I/O interface is described in the publication *IBM Enter-* prise Systems Architecture/390 ESCON Channel-to-Channel-Adapter, SA22-7203.

The commands, status, and sense data that are common to all I/O devices that comply with z/Architecture are described in the publication IBM Enterprise Systems Architecture/390 Common I/O-Device Commands and Self Description, SA22-7204.

The compression facility is described in the publication *IBM Enterprise Systems Architecture/390 Data Compression*, SA22-7208. The

z/Architecture form of the COMPRESSION CALL instruction is described in this publication.

The interpretive-execution facility is described in the publication IBM 370-XA Interpretive Execution, SA22-7095.

Summary of Changes in Second Edition

The current, second edition of this publication differs from the previous edition mainly by containing clarifications and corrections. The significant changes are as follows:

- In Chapter 1, "Introduction":
 - Summaries of DIVIDE LOGICAL and MULTIPLY LOGICAL. **TEST** ADDRESSING MODE, the set-architecture order of SIGNAL PROCESSOR, and STORE FACILITY LIST are added or improved.
 - An extensive summary of the input/output enhancements placed in z/Architecture is added.
- In Chapter 3, "Storage":
 - Definitions of absolute locations 0-23 are deleted since they pertain only to an ESA/390 initial program load.
 - The definition of real locations 200-203. stored in by STORE FACILITY LIST, is corrected to state that bit 16 indicates the extended-translation facility 2.
 - A description of unassigned fields in the PSW is corrected to state that bit 4 is unassigned and bit 31 is assigned.
 - The RSL format and an RIL format with an M₁ field are added.
- In Chapter 7, "General Instructions":
 - The definition of BRANCH AND SET MODE is corrected to state that bit 63 of the R_1 general register remains unchanged in the 24-bit or 31-bit addressing mode; the bit is not set to zero.
 - The definitions of PACK ASCII, PACK UNICODE, UNPACK ASCII, and UNPACK UNICODE are clarified.

- It is clarified that the following instructions perform multiple-access references to their storage operands:
 - CHECKSUM
 - COMPARE AND FORM CODEWORD
 - CONVERT UNICODE TO UTF-8
 - CONVERT UTF-8 TO UNICODE
- It is clarified that the following instructions do not necessarily process their storage operands left to right as observed by other CPUs: MOVE LONG, MOVE LONG EXTENDED. and MOVE LONG UNICODE. Special padding characters of MOVE LONG and **MOVE** LONG EXTENDED specify whether left-to-right processing should be performed, as observed by other CPUs, and whether the data being moved should or should not be placed in the cache for availability for subsequent processing.
- · In Chapter 10, "Control Instructions," it is clarified that the following instructions perform multiple-access references to their storage operands:
 - LOAD ADDRESS SPACE PARAMETERS
 - RESUME PROGRAM
 - STORE SYSTEM INFORMATION

Chapters 13-17 contain many clarifying changes, all indicated by a vertical line in the margin, in addition to the significant changes listed below.

- In Chapter 13, "I/O Overview," statements about the suspend flag in a CCW are clarified to describe the flag being specified as a one and being valid because of a one value of the suspend control in the associated ORB.
- In Chapter 14, "I/O Instructions," the results of MODIFY SUBCHANNEL when the devicenumber-valid bit at the designated subchannel is zero are corrected.
- In Chapter 15, "Basic I/O Functions":
 - It is clarified that unlimited prefetching of data and IDAWs associated with the current and prefetched CCWs is allowed independent of the value of the prefetch control in the associated ORB.
 - A specified control-unit-priority number is ignored if the channel-subsystem-I/Opriority facility is not operational due to an operator action.

- It is clarified that address-limit checking applies to data locations and not to locations containing a CCW or IDAW.
- In Chapter 16, "I/O Interruptions," the form of the address stored in the failing-storageaddress field is described in terms of the format-2-IDAW control instead of an addressing mode.
- In Chapter 17, "I/O Support Functions":

I

1

- The introduction to the channel-subsystem monitoring facilities is clarified.
- References to the measurement block by the measurement-block-update facility are

- single-access references and appear to be word concurrent as observed by CPUs. They do not appear to be block concurrent.
- The description of the channelsubsystem-I/O-priority facility is corrected by including mention of control-unit priority for fibre-channel-attached control units.

The above changes may affect other chapters besides the ones listed. All technical changes to the text or to an illustration are indicated by a vertical line to the left of the change.

Chapter 1. Introduction

Highlights of z/Architecture	1-1	The ESA/390 Base	1-7
General Instructions for 64-Bit Integers	1-2	The ESA/370 and 370-XA Base 1	-12
Other New General Instructions	1-2	System Program	-14
Floating-Point Instructions	1-4	Compatibility	-14
Control Instructions	1-4	Compatibility among z/Architecture	
Trimodal Addressing	1-4	Systems	-14
Modal Instructions	1-5	Compatibility between z/Architecture and	
Effects on Bits 0-31 of a General		ESA/390	-15
Register	1-5	Control-Program Compatibility 1	-15
Extended-Translation Facility 2	1-5	Problem-State Compatibility 1	-15
Input/Output	1-6	Availability	-15

This publication provides, for reference purposes, a detailed description of z/Architecture.

The architecture of a system defines its attributes as seen by the programmer, that is, the conceptual structure and functional behavior of the machine, as distinct from the organization of the data flow, the logical design, the physical design, and the performance of any particular implementation. Several dissimilar machine implementations may conform to a single architecture. When the execution of a set of programs on different machine implementations produces the results that are defined by a single architecture, the implementations are considered to be compatible for those programs.

Highlights of z/Architecture

z/Architecture is the next step in the evolution from the System/360 to the System/370, System/370 extended architecture (370-XA). Enterprise Systems Architecture/370* (ESA/370), and Enterprise Systems Architecture/390 (ESA/390). z/Architecture includes all of the facilities of ESA/390 except for the asynchronouspageout, asynchronous-data-mover, program-call-fast, and vector facilities. z/Architecture also provides significant extensions, as follows:

Sixty-four-bit general registers and control registers.

 A 64-bit addressing mode, in addition to the 24-bit and 31-bit addressing modes of ESA/390, which are carried forward to z/Architecture.

Both operand addresses and instruction addresses can be 64-bit addresses. The program-status word (PSW) is expanded to 16 bytes to contain the larger instruction address. The PSW also contains a newly assigned bit that specifies the 64-bit addressing mode.

 Up to three additional levels of dynamicaddress-translation (DAT) tables, called region tables, for translating 64-bit virtual addresses.

A virtual address space may be specified either by a segment-table designation as in ESA/390 or by a region-table designation, and either of these types of designation is called an address-space-control element (ASCE). An ASCE may alternatively be a real-space designation that causes virtual addresses to be treated simply as real addresses without the use of DAT tables.

- An 8K-byte prefix area for containing larger old and new PSWs and register save areas.
- A SIGNAL PROCESSOR order for switching between the ESA/390 and z/Architecture architectural modes.

Initial program loading sets the ESA/390 architectural mode. The new SIGNAL PROCESSOR order then can be used to set the z/Architecture mode or to return from

Enterprise Systems Architecture/370 is a trademark of the International Business Machines Corporation.

z/Architecture to ESA/390. This order causes all CPUs in the configuration always to be in the same architectural mode.

· Many new instructions, many of which operate on 64-bit binary integers

Some of the new instructions that do not operate on 64-bit binary integers have also been added to ESA/390.

All of the ESA/390 instructions, except for those of the four facilities named above, are included in z/Architecture.

The bit positions of the general registers and control registers of z/Architecture are numbered 0-63. An ESA/390 instruction that operates on bit positions 0-31 of a 32-bit register in ESA/390 operates instead on bit positions 32-63 of a 64-bit register in z/Architecture.

General Instructions for 64-Bit Integers

The 32-bit-binary-integer instructions of ESA/390 have new analogs in z/Architecture that operate on 64-bit binary integers. There are two types of analogs:

- · Analogs that use two 64-bit binary integers to produce a 64-bit binary integer. For example, the ESA/390 ADD instruction (A for a storageto-register operation or AR for a register-toregister operation) has the analogs AG (adds 64 bits from storage to the contents of a 64-bit general register) and AGR (adds the contents of a 64-bit general register to the contents of another 64-bit general register). These analogs are distinguished by having "G" in their mnemonics.
- Analogs that use a 64-bit binary integer and a 32-bit binary integer to produce a 64-bit binary integer. The 32-bit integer is either signextended or extended on the left with zeros. depending on whether the operation is signed or unsigned, respectively. For example, the ESA/390 ADD (A or AR) instruction has the analogs AGF (adds 32 bits from storage to the contents of a 64-bit general register) and AGFR (adds the contents of bit positions 32-63 of a 64-bit general register to the contents of another 64-bit general register). These analogs are distinguished by having "GF" in their mnemonics.

Other New General Instructions

The other additional or significantly enhanced general instructions of z/Architecture are highlighted as follows:

- · ADD LOGICAL WITH CARRY and SUB-TRACT LOGICAL WITH BORROW operate on either 32-bit or 64-bit unsigned binary integers and include a carry or borrow, as represented by the leftmost bit of the two-bit condition code in the PSW, in the computa-This can improve the performance of operating on extended-precision integers (integers longer than 64 bits).
- AND IMMEDIATE and OR IMMEDIATE combine a two-byte immediate operand with any of the two bytes on two-byte boundaries in a 64-bit general register.
- · BRANCH AND SAVE AND SET MODE and BRANCH AND SET MODE are enhanced so that they set bit 63 of the R1 general register to one if the current addressing mode is the 64-bit mode, and they set the 64-bit addressing mode if bit 63 of the R2 general register is one. This allows "pointer-directed" linkages between programs in different addressing modes, including any of the 24-bit, 31-bit, and 64-bit modes.
- · BRANCH RELATIVE AND SAVE LONG and BRANCH RELATIVE ON CONDITION LONG are like the BRANCH RELATIVE AND SAVE and BRANCH RELATIVE ON CONDITION instructions of ESA/390 except that the new instructions use a 32-bit immediate field. This increases the target range available through relative branching.
- COMPARE AND FORM CODEWORD is enhanced so that, in the 64-bit addressing mode, the comparison unit is six bytes instead of two and the resulting codeword is eight bytes instead of four. UPDATE TREE is enhanced so that, in the 64-bit addressing mode, a node is 16 bytes instead of eight and the codeword in a node is eight bytes instead of four. This improves the performance of sorting records having long keys.
- DIVIDE LOGICAL and MULTIPLY LOGICAL provide operations on unsigned binary integers and produce either 32-bit or 64-bit quotients and remainders or products.

 DIVIDE LOGICAL uses a 64-bit or 128-bit unsigned binary dividend and a 32-bit or 64-bit unsigned binary divisor, respectively, to produce a 32-bit or 64-bit quotient and remainder, respectively. MULTIPLY LOGICAL uses a 32-bit or 64-bit unsigned binary multiplicand and multiplier to produce a 64-bit or 128-bit product, respectively.

Т

- DIVIDE SINGLE divides a 64-bit dividend by a 32-bit or 64-bit divisor and produces a 64-bit quotient and remainder. MULTIPLY SINGLE is enhanced so it can multiply a 64-bit multiplicand by a 32-bit or 64-bit multiplier and produce a 64-bit product.
- EXTRACT PSW, extracts the entire current PSW to allow determination of the current machine state, for example, determination of whether the CPU is in the problem state or the supervisor state.
- INSERT IMMEDIATE inserts a two-byte immediate operand into a 64-bit general register on any of the two-byte boundaries in the register.
 LOAD LOGICAL IMMEDIATE does the same and also clears the remainder of the register.
- LOAD ADDRESS RELATIVE LONG forms an address relative to the current (unupdated) instruction address by means of a signed 32-bit immediate field.
- LOAD LOGICAL THIRTY ONE BITS places the rightmost 31 bits of either a general register or a word in storage, with 33 zeros appended on the left, in a general register.
- LOAD MULTIPLE DISJOINT loads the leftmost 32 bits of each register in a range of general registers from one area in storage and the rightmost 32 bits of each of those registers from another area in storage. This is for use in place of a LOAD MULTIPLE HIGH instruction and a 32-bit LOAD MULTIPLE instruction when one of the storage areas is addressed by one of the registers loaded.
- LOAD MULTIPLE HIGH and STORE MULTIPLE HIGH load or store the leftmost 32 bits of each register in a range of general registers, allowing augmentation of existing programs that load or store the rightmost 32 bits by means of LOAD MULTIPLE and STORE MULTIPLE. (Sixty-four-bit forms of LOAD MULTIPLE and STORE MULTIPLE also are provided.)

- LOAD PAIR FROM QUADWORD and STORE PAIR TO QUADWORD operate between an even-odd pair of 64-bit general registers and a quadword in storage (16 bytes aligned on a 16-byte boundary). These instructions provide quadword consistency (all bytes appear to be loaded or stored concurrently in a multiple-CPU system). (Only the 64-bit form of COMPARE DOUBLE AND SWAP also provides quadword consistency.)
- LOAD REVERSED and STORE REVERSED load or store a two-byte, four-byte, or eightbyte unit in storage with the left-to-right sequence of the bytes reversed. LOAD REVERSED also can move a four-byte or eight-byte unit between two general registers. These operations allow conversion between "little-endian" and "big-endian" formats.
- PERFORM LOCKED OPERATION is enhanced with two more sets of function codes, with each set providing six different operations. One of the additional sets provides operations on 64-bit operands in 64-bit general registers, and the other provides operations on 128-bit operands in a parameter list.
- ROTATE LEFT SINGLE LOGICAL obtains 32 bits or 64 bits from a general register, rotates them (the leftmost bit replaces the rightmost bit), and places the result in another general register (a nondestructive rotate).
- SET ADDRESSING MODE can set any of the 24-bit, 31-bit, and 64-bit addressing modes.
- SHIFT LEFT SINGLE, SHIFT LEFT SINGLE LOGICAL, SHIFT RIGHT SINGLE, and SHIFT RIGHT SINGLE LOGICAL are enhanced with 64-bit forms that obtain the source operand from one general register and place the result operand in another general register (a nondestructive shift).
- TEST ADDRESSING MODE sets the condition code to indicate whether bits 31 and 32 of the current PSW specify the 24-bit, 31-bit, or 64-bit addressing mode.
- TEST UNDER MASK HIGH and TEST UNDER MASK LOW, which are ESA/390 instructions, are given the alternative name TEST UNDER MASK, and two additional forms are added so that a two-byte immediate operand can be used to test the bits of two bytes located on any of the two-byte bounda-

ries in a 64-bit general register. (The ESA/390 instruction TEST UNDER MASK, which uses a one-byte immediate operand to test a byte in storage, continues to be provided.)

Floating-Point Instructions

The z/Architecture floating-point instructions are the same as in ESA/390 except that instructions are added for converting between 64-bit signed binary integers and either hexadecimal or binary floating-point data. These new instructions have "G" in their mnemonics.

Control Instructions

The new or enhanced control instructions of z/Architecture are highlighted as follows:

- EXTRACT AND SET **EXTENDED** AUTHORITY is a privileged instruction for changing the extended authorization index in a control register. This enables real-space designations to be used more efficiently by means of access lists.
- EXTRACT STACKED REGISTERS is enhanced to extract optionally all 64 bits of the contents of one or more saved general registers.
- EXTRACT STACKED STATE is enchanced to extract optionally the entire contents of the saved PSW, including a 64-bit instruction address.
- LOAD CONTROL and STORE CONTROL are enhanced for operating optionally on 64-bit control registers.
- · LOAD PSW uses an eight-byte storage operand as in ESA/390 and expands this operand to a 16-byte z/Architecture PSW.
- LOAD PSW EXTENDED directly loads a 16-byte PSW.
- · LOAD REAL ADDRESS in its ESA/390 form and in the 24-bit or 31-bit addressing mode operates as in ESA/390 if the translation is successful and the obtained real address has a value less than 2G bytes. LOAD REAL ADDRESS in its ESA/390 form and in the 64-bit addressing mode, or in its enhanced z/Architecture form in any addressing mode, loads a 64-bit real address.

- SIGNAL PROCESSER has a new order that can be used to switch all CPUs in the configuration either from the ESA/390 architectural mode to the z/Architecture architectural mode or from z/Architecture to ESA/390. (A system that is to operate using z/Architecture must first be IPLed in the ESA/390 mode.)
- · LOAD USING REAL ADDRESS and STORE USING REAL ADDRESS are enhanced to have optionally 64-bit operands.
- · STORE FACILITY LIST is a privileged instruction that stores at real location 200 an indication of whether z/Architecture is installed and of whether it is active. This instruction is added also to ESA/390 and also stores an indication of whether the new z/Architecture instructions that have been added to ESA/390 are available. Real location 200 has previously contained all zeros in most systems and normally can be examined by a problem-state program whether or not STORE FACILITY LIST is installed. The information stored at real location 200 also indicates whether the extended-translation facility 2 is installed.
- STORE REAL ADDRESS is like LOAD REAL **ADDRESS** except that STORE REAL ADDRESS stores the resulting address instead of placing it in a register.
- · TRACE is enhanced to record optionally the contents of 64-bit general registers.

Trimodal Addressing

"Trimodal addressing" refers to the ability to switch between the 24-bit, 31-bit, and 64-bit addressing modes. This switching can be done by means of:

- The old instructions BRANCH AND SAVE AND SET MODE and BRANCH AND SET Both of these instructions set the 64-bit addressing mode if bit 63 of the R2 general register is one. If bit 63 is zero, the instructions set the 24-bit or 31-bit addressing mode if bit 32 of the register is zero or one, respectively.
- The new instruction SET ADDRESSING MODE (SAM24, SAM31, and SAM64). The instruction sets the 24-bit, 31-bit, or 64-bit addressing mode as determined by the operation code.

Modal Instructions

Trimodal addressing affects the general instructions only in the manner in which logical storage addresses are handled, except as follows.

- The instructions BRANCH AND LINK, BRANCH AND SAVE, BRANCH AND SAVE AND SET MODE, BRANCH AND SET MODE, and BRANCH RELATIVE AND SAVE place information in bit positions 32-39 of general register R₁ as in ESA/390 in the 24-bit or 31-bit addressing mode or place address bits in those bit positions in the 64-bit addressing mode. The new instruction BRANCH RELA-TIVE AND SAVE LONG does the same.
- The instructions BRANCH AND SAVE AND SET MODE and BRANCH AND SET MODE place a one in bit position 63 of general register R₁ in the 64-bit addressing mode. In the 24-bit or 31-bit mode, BRANCH AND SAVE AND SET MODE sets bit 63 to zero, and BRANCH AND SET MODE leaves it unchanged.
- Certain instructions leave bits 0-31 of a general register unchanged in the 24-bit or 31-bit addressing mode but place or update address or length information in them in the 64-bit addressing mode. These are listed in a programming note on page 7-6 and are sometimes called modal instructions.

Effects on Bits 0-31 of a General Register

Bits 0-31 of general registers are changed by two types of instructions. The first type is a modal instruction (see the preceding section) when the instruction is executed in the 64-bit addressing mode. The second type is an instruction having, independent of the addressing mode, either a 64-bit result operand in a single general register or a 128-bit result operand in an even-odd general-register pair.

Most of the instructions of the second type are indicated by a "G," either alone or in "GF," in their mnemonics. The other instructions that change or may change bits 0-31 of a general register regardless of the current addressing mode are listed in a programming note on page 7-7. All of the

instructions of the second type are sometimes referred to as "G-type" instructions.

If a program is not executed in the 64-bit addressing mode and does not contain a G-type instruction, it cannot change bits 0-31 of any general register.

Extended-Translation Facility 2

The extended-translation facility 2 may be available on a model implementing z/Architecture. The facility performs operations on double-byte, ASCII, and decimal data. The double-byte data may be Unicode data -- data that uses the binary codes of the Unicode Worldwide Character Standard and enables the use of characters of most of the world's written languages. The facility provides the following instructions:

COMPARE LOGICAL LONG UNICODE
MOVE LONG UNICODE
PACK ASCII
PACK UNICODE
TEST DECIMAL
TRANSLATE ONE TO ONE
TRANSLATE ONE TO TWO
TRANSLATE TWO TO ONE
TRANSLATE TWO TO TWO
UNPACK ASCII
UNPACK UNICODE

The extended-translation facility 2 is called facility 2 since an extended-translation facility, now called facility 1, was introduced in ESA/390. Facility 1 is standard in z/Architecture. Facility 1 provides the instructions:

CONVERT UNICODE TO UTF-8 CONVERT UTF-8 TO UNICODE TRANSLATE EXTENDED

For when either or both of facility 1 and facility 2 are not installed on the machine, both facilities are simulated by the MVS CSRUNIC macro instruction, which is provided in OS/390* Release 10 and z/OS*.

OS/390 MVS Assembler Services Reference, GC28-1910-10, contains programming require-

OS/390 and z/OS are trademarks of the International Business Machines Corporation.

ments, register information, syntax, return codes, and examples for the CSRUNIC macro instruction.

When CSRUNIC is used, the program exceptions listed in this publication do not cause program interruptions; instead, the exception conditions are indicated by CSRUNIC by means of return codes, as described in GC28-1910-10.

Input/Output

Additional I/O functions and facilities are provided when z/Architecture is installed. They are provided in both the ESA/390 and the z/Architecture architectural mode and are as follows:

- · Indirect data addressing is enhanced by the provision of a doubleword format-2 IDAW that is intended to allow operations on data above the 2G-byte absolute-address boundary in z/Architecture. The previously existing IDAW, a word containing a 31-bit address, is now called a format-1 IDAW. The format-2 IDAW contains a 64-bit address. A bit in the operation-request block (ORB) associated with a channel program specifies whether the program uses format-1 or format-2 IDAWs. A further enhancement is the ability of all format-2 IDAWs of a channel program to specify either 2K-byte or 4K-byte data blocks, as determined by another bit in the ORB. The use of 4K-byte blocks improves the efficiency of data transfers.
- The FICON-channel facility provides the capabilities of attaching FICON-I/O-interface and FICON-converted-I/O-interface channel paths and of fully utilizing these channel-path types. FICON channel paths can significantly enhance overall data throughput by providing increased data-transfer rates in comparison to ESCON channel paths and by allowing multiple commands and associated data to be "streamed" to control units, thus further improving performance. The facility supports the following additional control mechanisms:
 - The modification-control bit in the ORB allows the program to optimize the performance of FICON channel paths when dynamically modifying channel programs.
 - The synchronization-control bit in the ORB ensures data integrity along with maximum channel-path performance by delaying the execution of a write

command until the completion of an immediately preceding read command when performing unlimited prefetching of CCWs and when the data to be written may be the data read.

- The streaming-mode-control bit in the ORB allows the program to prevent command streaming in cases that require such prevention.
- The secondary-CCW-address field in the extended-status word assists in the recovery of channel programs that terminate abnormally when command streaming to a control unit is being perfomed. The field identifies a CCW that failed at the control unit.
- The ORB-extension facility expands the size of the ORB from three words to eight words. This makes fields available for use by the channel-subsystem-I/O-priority facility.
- The channel-subsystem-I/O-priority facility allows the program to establish a priority relationship among subchannels that have pending I/O operations. The priority relationship specifies the order in which I/O operations are initiated by the channel subsystem. Additionally, for fibre-channel-attached control units, the facility allows the program to specify the priority in which I/O operations pending at the control unit are performed.

The input/output enhancements are further highlighted below by describing how they affect the I/O chapters.

- In Chapter 13, "I/O Overview," FICON and FICON-converted I/O interfaces and the frame-multiplex mode are introduced.
- In Chapter 14, "I/O Instructions":
 - The CANCEL SUBCHANNEL instruction is described.
 - TEST PENDING INTERRUPTION, when the second-operand address is zero, stores a three-word I/O-interruption code at real locations 184-195. The new third word contains an interruption-identification word that further identifies the source of the I/O interruption.
- In Chapter 15, "Basic I/O Functions":
 - The ORB is extended to eight words and newly contains a streaming-mode control,

- modification control, synchronization control, format-2-IDAW control, 2K-IDAW control, ORB-extension control, channel-subsystem priority, and control-unit priority.
- A doubleword format-2 IDAW and 4K-byte data blocks optionally designated by format-2 IDAWs are added.
- In Chapter 16, "I/O Interruptions":
 - A secondary-CCW-address-validity bit and failing-storage-address-format bit are added to the extended-report word.
 - A two-word failing-storage address and a secondary-CCW address are added to the format-0 extended-status word.
- In Chapter 17, "I/O Support Functions":
 - Control-unit-defer time is added. This has an effect on the device-connect time and device-disconnect time in the measurement block.
 - References to the measurement block by the measurement-block-update facility are single-access references and appear to be word concurrent as observed by CPUs.
 - Device-active-only time is added to the measurement block.
 - The channel-subsystem-I/O-priority facility, providing channel-subsystem priority and control-unit priority, is added.

The ESA/390 Base

z/Architecture includes all of the facilities of ESA/390 except for the asynchronous-pageout, asynchronous-data-mover, program-call-fast, and vector facilities. This section briefly outlines most of the remaining facilities that were additions in ESA/390 as compared to ESA/370.

ESA/390 is described in *Enterprise Systems Architecture/390 Principles of Operation*, SA22-7201.

The CPU-related facilities that were new in ESA/390 are summarized below. ESA/390 was announced in September, 1990. Any extension added subsequently has the date of its announcement in parentheses at the end of its summary.

The following extensions are described in detail in SA22-7201 and in this publication:

- Access-list-controlled protection allows storetype storage references to an address space to be prohibited by means of a bit in the access-list entry used to access the space.
 Thus, different users having different access lists can have different capabilities to store in the same address space.
- The program-event-recording facility 2 (PER 2) is an alternative to the original PER facility, which is now named PER 1. (Neither of the names PER 1 and PER 2 is used in z/Architecture; only "PER" is used.) PER 2 provides the option of having a successfulbranching event occur only when the branch target is within the designated storage area, and it provides the option of having a storage-alteration event occur only when the storage area is within designated address spaces. The use of these options improves performance by allowing only PER events of interest to occur. PER 2 deletes the ability to monitor for general-register-alteration events.

PER 2 includes extensions that provide additional information about PER events. The extensions were described in detail beginning in the fourth edition of SA22-7201.

- Concurrent sense improves performance by allowing sense information to be presented at the time of an interruption due to a unit-check condition, thus avoiding the need for a separate I/O operation to obtain the sense information.
- Broadcasted purging provides the COMPARE AND SWAP AND PURGE instruction for conditionally updating tables associated with dynamic address translation and accessregister translation and clearing associated buffers in multiple CPUs. This is described in detail beginning in the eighth edition of SA22-7201.
- Storage-protection override provides a new form of subsystem storage protection that improves the reliability of a subsystem executed in an address space along with possibly erroneous application programs. When storage-protection override is made active by a control-register bit, fetches and stores by the CPU are permitted to storage locations having a storage key of 9 regardless of the access

key used by the CPU. If the subsystem is in key-8 storage and is executed with a PSW key of 8, for example, and the application programs are in key-9 storage and are executed with a PSW key of 9, accesses by the subsystem to the application-program areas are permitted while accesses by the application programs to the subsystem area are denied. (September, 1991)

- Move-page facility 2 extends the MOVE PAGE instruction introduced in ESA/370 by allowing use of a specified access key for either the source or the destination operand, by allowing improved performance when the destination operand will soon be referenced, and by allowing improved performance when an operand is invalid in both main and expanded The ESA/370 version of MOVE PAGE is now called move-page facility 1 and is in Chapter 7, "General Instructions." MOVE PAGE of move-page facility 2 is in Chapter 10, "Control Instructions." Some details about the means for control-program support of MOVE PAGE are not provided. (September, 1991) (The z/Architecture MOVE PAGE instruction is described only in Chapter 10 of this publication. MOVE PAGE no longer can move data to or from expanded storage, and all details about MOVE PAGE are provided.)
- The square-root facility consists of the SQUARE ROOT instruction and the square-root exception. The instruction extracts the square root of a floating-point operand in either the long or short format. The instruction is the same as that provided on some models of the IBM 4341, 4361, and 4381 Processors. (September, 1991)
- The cancel-I/O facility allows the program to withdraw a pending start function from a designated subchannel without signaling the device, which is useful in certain errorrecovery situations. (September, 1991)
 - The cancel-I/O facility provides the CANCEL SUBCHANNEL instruction and is described in detail beginning in the eighth edition of SA22-7201.
- The string-instruction facility (or logical string assist) provides instructions for (1) moving a

- string of bytes until a specified ending byte is found, (2) logically comparing two strings until an inequality or a specified ending byte is found, and (3) searching a string of a specified length for a specified byte. The first two instructions are particularly useful in a C program in which strings are normally delimited by an ending byte of all zeros. (June, 1992)
- The suppression-on-protection facility causes a protection exception due to page protection to result in suppression of instruction execution instead of termination of instruction execution, and it causes the address and an address-space identifier of the protected page to be stored in low storage. This is useful in performing the AIX/ESA* copy-on-write function, in which AIX/ESA causes the same page of different address spaces to map to a single page frame of real storage so long as a store in the page is not attempted and then, when a store is attempted in a particular address space, assigns a unique page frame to the page in that address space and copies the contents of the page to the new page frame. (February, 1993)
- The set-address-space-control-fast facility consists of the SET ADDRESS SPACE CONTROL FAST (SACF) instruction, which possibly can be used instead of the previously existing SET ADDRESS SPACE CONTROL (SAC) instruction, depending on whether all of the SAC functions are required. SACF, unlike SAC, does not perform the serialization and checkpoint-synchronization functions, nor does it cause copies of prefetched instructions to be discarded. SACF provides improved performance on some models. (February, 1993)
- The subspace-group facility includes the BRANCH IN SUBSPACE GROUP instruction, which can be used to give or return control from one address space to another in a group of address spaces called a subspace group, with this giving and returning of control being done with better performance than can be obtained by means of the PROGRAM CALL and PROGRAM RETURN or PROGRAM TRANSFER instructions. One address space in the subspace group is called the base

AIX/ESA, CICS, and MVS/ESA are trademarks of the International Business Machines Corporation.

space, and the other address spaces in the group are called subspaces. It is intended that each subspace contain a different subset of the storage in the base space, that the base space and each subspace contain a subsystem control program, such as CICS*, and application programs, and that each subspace contain the data for a single transaction being processed under the subsystem control program. The placement of the data for each transaction in a different subspace prevents the processing of a transaction from erroneously damaging the data of other transactions. The data of the control program can be protected from the transaction processing by means of the storage-protection-override facility. (April, 1994)

- The virtual-address enhancement of suppression on protection provides that if dynamic address translation (DAT) was on when a protection exception was recognized, suppression-on-protection result is indicated, and the address of the protected location is stored, only if the address is one that was to be translated by DAT; the suppression-onprotection result is not indicated if the address that would be stored is a real address. This enhancement allows the stored address to be translated reliably by the control program to determine if the exception was due to page protection as opposed to key-controlled protection. The enhancement extends the usefulness of suppression on protection to operating systems like MVS/ESA* that use keycontrolled protection. (September, 1994)
- The immediate-and-relative-instruction facility includes 13 new instructions, most of which use a halfword-immediate value for either signed-binary arithmetic operations or relative branching. The facility reduces the need for general registers, and, in particular, it eliminates the need to use general registers to address branch targets. As a result, the general registers and access registers can be allocated more efficiently in programs that require many registers. (September, 1996)
- The compare-and-move-extended facility provides new versions of the COMPARE LOGICAL LONG and MOVE LONG instructions. The new versions increase the size of the operand-length specifications from 24 bits to 32 bits, which can be useful when

- objects larger than 16M bytes are processed through the use of 31-bit addressing. The new versions also periodically complete to allow software polling in a multiprocessing system. (September, 1996)
- The checksum facility consists of the CHECKSUM instruction, which can be used to compute a 16-bit or 32-bit checksum in order to improve TCP/IP (transmission-control protocol/internet protocol) performance. (September, 1996)
- The called-space-identification facility improves serviceability by further identifying the called address space in a linkage-stack state entry formed by the PROGRAM CALL instruction. (September, 1996)
- The branch-and-set-authority facility consists of the BRANCH AND SET AUTHORITY instruction, which can be used to improve the performance of linkages within an address space by replacing PROGRAM CALL, PROGRAM TRANSFER, and SET PSW KEY FROM ADDRESS instructions. (June, 1997)
- The perform-locked-operation facility consists of the unprivileged PERFORM LOCKED OPERATION instruction, which appears to provide concurrent interlocked-update references to multiple storage operands. A function code of the instruction can specify any of six operations: compare and load, compare and swap, double compare and swap, compare and swap and store, compare and swap and double store, and compare and swap and triple store. The function code further specifies either word or doubleword The instruction can be used to operands. avoid the use of programmed locks in a multiprocessing system. (June, 1997)
- Four additional floating-point facilities improve the hexadecimal-floating-point (HFP) capability of the machine and add a binary-floating-point (BFP) capability. The facilities are:
 - Basic floating-point extensions, which provides 12 additional floating-point registers to make a total of 16 floating-point registers. This facility also includes a floating-point-control register and means for saving the contents of the new registers during a store-status operation or a machine-check interruption.

- Floating-point-support (FPS) extensions, which provides eight new instructions, including four to convert data between the HFP and BFP formats.
- Hexadecimal-floating-point (HFP) extensions, which provides 26 new instructions to operate on data in the HFP format. All these are counterparts to new instructions provided by the BFP facility, including conversion between floatingpoint and fixed-point formats, and a more complete set of operations on the extended format.
- Binary floating-point (BFP), which defines short, long, and extended binary-floatingpoint (BFP) data formats and provides 87 new instructions to operate on data in these formats. The BFP formats and operations provide everything necessary to conform to the IEEE (ANSI/IEEE Std 754-1985, IEEE Standard for Binary Floating-Point Arithmetic, dated August 12, 1985) except for conversion between binary-floating-point numbers and decimal strings, which must be provided in software.

(May, 1998)

- The resume-program facility consists of the RESUME PROGRAM instruction, restores, from a specified save area, the instruction address and certain other fields in the current PSW and also the contents of an access-and-general-register pair. RESUME PROGRAM allows а problem-state interruption-handling program to restore the state of an interrupted program and return to that program despite that a register is required for addressing the save area from which the state is restored. (May, 1998)
- trap facility provides the The TRAP instructions (a two-byte TRAP2 instruction and a four-byte TRAP4 instruction) that can overlay instructions in an application program to give control to a program that can perform fix-up operations on data being processed, such as dates that may be a "Year-2000" problem. RESUME PROGRAM can be used to return from the fix-up program. TRAP and RESUME PROGRAM can improve performance by avoiding program interruptions that

- would otherwise be needed to give control to and from the fix-up program. (May, 1998)
- The extended-TOD-clock facility includes (1) an extension of the TOD clock from 64 bits to 104 bits, allowing greater resolution; (2) a TOD programmable register, which contains a TOD programmable field that can be used to identify the configuration providing a TOD-clock value in a sysplex; (3) the SET CLOCK PROGRAMMABLE FIELD instruction. for setting the TOD programmable field in the TOD programmable register; and (4) the STORE CLOCK EXTENDED instruction, which stores both the longer TOD-clock value and the TOD programmable field. STORE CLOCK EXTENDED can be used in the future when the TOD clock is further extended to contain time values that exceed the current year-2042 limit (when there is a carry out of the current bit 0 of the TOD clock). (August, 1998)
- The TOD-clock-control-override facility provides a control-register bit that allows setting the TOD clock under program control, without use of the manual TOD-clock control of any CPU. (August, 1998)
- The store-system-information facility provides the privileged STORE SYSTEM INFORMA-TION instruction, which can be used to obtain information about a component or components of a virtual machine, a logical partition, or the basic machine. (January, 1999)
- The extended-translation facility, now called the extended-translation facility 1, includes the CONVERT UNICODE TO UTF-8, CONVERT UTF-8 TO UNICODE, and TRANSLATE EXTENDED instructions, all of which can improve performance. TRANSLATE EXTENDED can be used in place of a TRANSLATE AND TEST instruction that locates an escape character, followed by a TRANSLATE instruction that translates the bytes preceding the escape character. (April, 1999)

The following extensions are described in detail in other publications:

• The Enterprise Systems Connection Architecture (ESCON) introduces a new type of channel that uses an optical-fiber communication link between channels and control units. Information is transferred serially by bit,

- at 200 million bits per second, up to a maximum distance of 60 kilometers. The optical-fiber technology and serial transmission simplify cabling and improve reliability. See the publication *IBM Enterprise Systems Architecture/390 ESCON I/O Interface*, SA22-7202.
- The ESCON channel-to-channel adapter (ESCON CTCA) provides the same type of function for serial channel paths as is available for the parallel-I/O-interface channel paths. See the publication IBM Enterprise Systems Architecture/390 ESCON Channel-to-Channel Adapter, SA22-7203.
- I/O-device self-description allows a device to describe itself and its position in the I/O configuration. See the publication IBM Enterprise Systems Architecture/390 Common I/O-Device Commands and Self Description, SA22-7204.
- The compression facility performs a Ziv-Lempel type of compression and expansion by means of static (nonadaptive) dictionaries that are to be prepared by a program before the compression and expansion operations. Because the dictionaries are static, the compression facility can provide good compression not only for long sequential data streams (for example, archival or network data) but also for randomly accessed short records (for example, 80 bytes). See the pub-Systems lication **IBM** Enterprise Architecture/390 Data Compression, SA22-7208. (February, 1993) z/Architecture COMPRESSION CALL instruction is described in this publication. However, introductory information and information about dictionary formats still is provided only in SA22-7208.)

The remaining extensions of ESA/390, for which detailed descriptions are not provided, are as follows:

 The integrated cryptographic facility provides a number of instructions to protect data privacy, to support message authentication and personal identification, and to facilitate key management. The high-performance cipher capability of the facility is designed for financial-transaction and bulk-encryption environments, and it complies with the Data Encryption Standard (DES).

- Usability of the cryptographic facility is extended to virtual-machine environments, which allows the facility to be used by MVS/ESA being executed under VM/ESA*, which in turn may be executed either under another VM/ESA or in a logical partition. (September, 1991)
- The external-time-reference facility provides a means to initiate and maintain the synchronization of TOD clocks to an external time reference (ETR). Synchronization tolerance of a few microseconds can be achieved, and the effect of leap seconds is taken into account. The facility consists of an ETR sending unit (Sysplex Timer*), which may be duplexed, two or more ETR receiving units, and optical-fiber cables. The cables are used to connect the ETR sending unit, which is an external device, to ETR receiving units of the configuration. CPU instructions are provided for setting the TOD clock to the value supplied by the ETR sending unit.
 - The ETR automatic-propagation-delayadjustment function adjusts the time signals from the ETR to the attached processors to compensate for the propagation delay on the cables to the processors, thus allowing the cables to be of different lengths. (September, 1991)
 - The ETR external-time-source function synchronizes the ETR to a time signal received from a remote location by means of a telephone or radio. (September, 1991)
- Extended sorting provides instructions that improve the performance of the DB2* sorting function.
- Other PER extensions, besides those described beginning in the fourth edition of this publication, are an augmentation of PER 2 that provide additional PER function in the interpretive-execution mode.
- Channel-subsystem call provides various functions for use in the management of the I/O configuration. Some of the functions acquire

- information about the configuration from the accessible elements of the configuration, while others dynamically change the configuration.
- The operational extensions are a number of other improvements that result in increased availability and ease of use of the system, as follows:
 - Automatic-reconfiguration permits an operating system in an LPAR partition to declare itself willing to be terminated suddenly, usually to permit its storage and CPU resources to be acquired by an adjacent partition that is dynamically absorbing the work load of another system that has failed. Other functions deactivate and reset designated participating partitions.
 - A new storage-reconfiguration command decreases the time needed to reconfigure storage by allowing multiple requests for reconfiguration to be made by means of a single communication with the service processor.
 - SCP-initiated reset allows a system control program (SCP) to reset its I/O configuration prior to entering the disabled wait state following certain check conditions.
 - Console integration simplifies configuration requirements by reducing by one the number of consoles required by MVS.
 - The processor-availability facility enables a CPU experiencing an unrecoverable error that will cause a check stop to save its state and alert the other CPUs in the configuration. This allows, in many cases, another CPU to continue execution of the program that was in execution on the failing CPU. The facility is applicable in both the ESA/390 mode and the LPAR mode. (April, 1991)
- Extensions for virtual machines are a number of improvements to the interpretive-execution facility, as follows:
 - The VM-data-space facility provides for making the ESA/390 access-register architecture more useful in virtual-machine applications. The facility improves the ability to address a larger amount of data and to share data. For information on how VM/ESA uses the VM-data-space

- facility, see the publication VM/ESA CP Programming Services, SC24-5520.
- A new storage-key function improves performance by removing the need for the previously used RCP area.
- Interpreted SIE (available with region relocation) is improved to permit preferred guests under VM when VM itself is operating as a high-performance guest.
- Other improvements include an optional special-purpose lookaside for some of the quest-state information and greater freedom in certain implementation choices.
- The ESCON-multiple-image facility (EMIF) allows multiple logical partitions to share ESCON channels (and FICON channels) and optionally to share any of the control units and associated I/O devices configured to these shared channels. This can reduce channel requirements, improve channel utilization, and improve I/O connectivity. (June, 1992)
- PR/SM LPAR mode is enhanced to allow up to 10 logical partitions in a single-image configuration and 20 in a physically-partitioned configuration. The previous limits were seven and 14, respectively. (June, 1992)
 - Coincident with z/Architecture, PR/SM LPAR mode allows 15 logical partitions, and physical partitioning is not supported.
- The coupling facility enables high-performance data sharing among MVS/ESA systems that are connected by means of the facility. The coupling facility provides storage that can be dynamically partitioned for caching data in shared buffers, maintaining work queues and status information in shared lists, and locking data by means of shared lock controls. MVS/ESA services provide access to and manipulation of the coupling-facility contents. (April, 1994)

The ESA/370 and 370-XA Base

ESA/390 includes the complete set of facilities of ESA/370 as its base. This section briefly outlines most of the facilities that were additions in 370-XA as compared to System/370 and that were additions in ESA/370 as compared to 370-XA.

The CPU-related facilities that were new in 370-XA are as follows:

- · Bimodal addressing provides two modes of operation: a 24-bit addressing mode for the execution of old programs and a 31-bit addressing mode.
- 31-bit logical addressing extends the virtual address space from the 16M bytes addressable with 24-bit addresses to 2G bytes (2,147,483,648 bytes).
- 31-bit real and absolute addressing provides addressability for up to 2G bytes of main storage.
- The 370-XA protection facilities include keycontrolled protection on only 4K-byte blocks, page protection, and, as in System/370, lowaddress protection for addresses below 512. Fetch-protection override eliminates fetch protection for locations 0-2047.
- The *tracing* facility assists in the determination of system problems by providing an ongoing record in storage of significant events.
- The COMPARE AND FORM CODEWORD and UPDATE TREE instructions facilitate sorting applications.
- The interpretive-execution facility allows creation of virtual machines that may operate according to several architectures and whose performance is enhanced because many virtual-machine functions are directly interpreted by the machine rather than simulated by the program. This facility is described in the publication IBM 370-XA Interpretive Execution, SA22-7095.
- service-call-logical-processor facility provides a means of communicating between the control program and the service processor for the purpose of describing and changing the configuration. This facility is not described.

The I/O-related differences between 370-XA and System/370 result from the 370-XA channel subsystem, which includes:

 Path-independent addressing of I/O devices, which permits the initiation of I/O operations without regard to which CPU is executing the I/O instruction or how the I/O device is attached to the channel subsystem. Any I/O

- interruption can be handled by any CPU enabled for it.
- Path management, whereby the channel subsystem determines which paths are available for selection, chooses a path, and manages any busy conditions encountered while attempting to initiate I/O processing with the associated devices.
- Dynamic reconnection, which permits any I/O device using this capability to reconnect to any available channel path to which it has access in order to continue execution of a chain of commands.
- Programmable interruption subclasses, which permit the programmed assignment of I/O-interruption requests from individual I/O devices to any one of eight maskable interruption queues.
- An additional CCW format for the direct use of 31-bit addresses in channel programs. The new CCW format, called format 1, is provided in addition to the System/370 CCW format, now called format 0.
- Address-limit checking, which provides an additional storage-protection facility to prevent data access to storage locations above or below a specified absolute address.
- Monitoring facilities, which can be invoked by the program to cause the channel subsystem to measure and accumulate key I/O-resource usage parameters.
- · Status-verification facility, which reports inappropriate combinations of device-status bits presented by a device.
- A set of 13 I/O instructions, with associated control blocks, which are provided for the control of the channel subsystem.

The facilities that were new in ESA/370 are as follows:

• Sixteen access registers permit the program to have immediate access to storage operands in up to 16 2G-byte address spaces, including the address space in which the program resides. In a dynamic-addresstranslation mode named access-register mode, the instruction B field, or for certain instructions the R field, designates both a general register and an access register, and the contents of the access register, along with

the contents of protected tables, specify the operand address space to be accessed. By changing the contents of the access registers, the program, under the control of an authorization mechanism, can have fast access to hundreds of different operand address spaces.

- A linkage stack is used in a functionally expanded mechanism for passing control between programs in either the same or different address spaces. This mechanism makes use also of the previously existing PROGRAM CALL instruction, an extended entry-table entry, and a new PROGRAM RETURN instruction. The mechanism saves various elements of status, including accessregister and general-register contents, during a calling linkage, provides for changing the current status during the calling linkage, and restores the original status during the returning linkage. The linkage stack can also be used to save and restore access-register and general-register contents during a branchtype linkage performed by the new instruction BRANCH AND STACK.
- A translation mode named home-space mode provides an efficient means for the control program to obtain control in the address space, called the home address space, in which the principal control blocks for a dispatchable unit (a task or process) are kept.
- The semiprivileged MOVE WITH SOURCE KEY and MOVE WITH DESTINATION KEY instructions allow bidirectional movement of data between storage areas having different storage keys, without the need to change the PSW key.
- The privileged LOAD USING REAL ADDRESS and STORE USING REAL ADDRESS instructions allow the control program to access data in real storage more efficiently.
- The private-space facility allows an address space not to contain any common segments and causes low-address protection and fetchprotection override not to apply to the address space.
- The unprivileged MOVE PAGE instruction allows the program to move a page of data

- between main and expanded storage, provided that the source and destination pages are both valid. Some details about the means for control-program support of MOVE PAGE are not provided. The ESA/370 version of MOVE PAGE is now called move-page facility 1.
- The Processor Resource/Systems Manager*
 (PR/SM*) feature provides support for multiple
 preferred guests under VM/XA and provides
 the logically partitioned (LPAR) mode, with the
 latter providing flexible partitioning of
 processor resources among multiple logical
 partitions. Certain aspects of the LPAR use of
 PR/SM are described in the publication IBM
 ES/3090 Processor Complex Processor
 Resource/Systems Manager Planning Guide,
 GA22-7123.
- The COMPARE UNTIL SUBSTRING EQUAL instruction provides improved performance of the compression of IMS log data sets and can be useful in other programs also.

System Program

z/Architecture is designed to be used with a control program that coordinates the use of system resources and executes all I/O instructions, handles exceptional conditions, and supervises scheduling and execution of multiple programs.

Compatibility

Compatibility among z/Architecture Systems

Although systems operating as defined by z/Architecture may differ in implementation and physical capabilities, logically they are upward and downward compatible. Compatibility provides for simplicity in education, availability of system backup, and ease in system growth. Specifically, any program written for z/Architecture gives identical results on any z/Architecture implementation, provided that the program:

1. Is not time-dependent.

Processor Resource/Systems Manager and PR/SM are trademarks of the International Business Machines Corporation.

- 2. Does not depend on system facilities (such as storage capacity, I/O equipment, or optional facilities) being present when the facilities are not included in the configuration.
- 3. Does not depend on system facilities being absent when the facilities are included in the configuration. For example, the program must not depend on interruptions caused by the use of operation codes or command codes that are not installed in some models. Also, it must not use or depend on fields associated with uninstalled facilities. For example, data should not be placed in an area used by another model for fixed-logout information. Similarly, the program must not use or depend on unassigned fields in machine formats (control registers, instruction formats, etc.) that are not explicitly made available for program use.
- 4. Does not depend on results or functions that are defined to be unpredictable or modeldependent or are identified as undefined. This includes the requirement that the program should not depend on the assignment of device numbers and CPU addresses.
- 5. Does not depend on results or functions that are defined in the functional-characteristics publication for a particular model to be deviations from the architecture.
- 6. Takes into account any changes made to the architecture that are identified as affecting compatibility.

Compatibility between z/Architecture and ESA/390

Control-Program Compatibility

Control programs written for ESA/390 cannot be directly transferred to systems operating as defined by z/Architecture. This is because the general-register and control-register sizes, PSW size, assigned storage locations, and dynamic address translation are changed.

Problem-State Compatibility

A high degree of compatibility exists at the problem-state level in going forward from ESA/390 to z/Architecture. Because the majority of a user's applications are written for the problem state, this problem-state compatibility is useful in many installations.

A problem-state program written for ESA/390 operates with z/Architecture, provided that the program:

- 1. Complies with the limitations described in "Compatibility among z/Architecture Systems" on page 1-14.
- 2. Is not dependent on control-program facilities which are unavailable on the system.

Programming Note: This publication assigns meanings to various operation codes, to bit positions in instructions, channel-command words, registers, and table entries, and to fixed locations in the low 512 bytes and bytes 4096-8191 of storage. Unless specifically noted, the remaining operation codes, bit positions, and low-storage locations are reserved for future assignment to new facilities and other extensions of the architecture.

To ensure that existing programs operate if and when such new facilities are installed, programs should not depend on an indication of an exception as a result of invalid values that are currently defined as being checked. If a value must be placed in unassigned positions that are not checked, the program should enter zeros. When the machine provides a code or field, the program should take into account that new codes and bits may be assigned in the future. The program should not use unassigned low-storage locations for keeping information since these locations may be assigned in the future in such a way that the machine causes the contents of the locations to be changed.

Availability

Availability is the capability of a system to accept and successfully process an individual job. operating Systems accordance with in z/Architecture permit substantial availability by (1) allowing a large number and broad range of jobs to be processed concurrently, thus making the system readily accessible to any particular job, and (2) limiting the effect of an error and identifying more precisely its cause, with the result that the number of jobs affected by errors is minimized and the correction of the errors facilitated.

Several design aspects make this possible.

- · A program is checked for the correctness of instructions and data as the program is executed, and program errors are indicated separate from equipment errors. Such checking and reporting assists in locating failures and isolating effects.
- The protection facilities, in conjunction with dynamic address translation and the separation of programs and data in different address spaces, permit the protection of the contents of storage from destruction or misuse caused by erroneous or unauthorized storing or fetching by a program. This provides increased security for the user, thus permitting applications with different security requirements to be processed concurrently with other applications.
- Dynamic address translation allows isolation of one application from another, still permitting them to share common resources. permits the implementation of machines, which may be used in the design and testing of new versions of operating systems along with the concurrent processing of application programs. Additionally, it provides for the concurrent operation of incompatible operating systems.
- · The use of access registers allows programs, data, and different collections of data to reside in different address spaces, and this further reduces the likelihood that a store using an incorrect address will produce either erroneous results or a system-wide failure.
- Multiprocessing and the channel subsystem permit better use of storage and processing direct capabilities. more communication between CPUs, and duplication of resources, thus aiding in the continuation of system operation in the event of machine failures.

- MONITOR CALL, program-event recording, and the timing facilities permit the testing and debugging of programs without manual intervention and with little effect on the concurrent processing of other programs.
- · On most models, error checking and correction (ECC) in main storage, CPU retry, and command retry provide for circumventing intermittent equipment malfunctions, thus reducing the number of equipment failures.
- · An enhanced machine-check-handling mechanism provides model-independent fault isolation, which reduces the number of programs impacted by uncorrected errors. Additionally, it provides model-independent recording of machine-status information. This leads to greater machine-check-handling compatibility between models and improves the capability for loading and operating a program on a different model when a system failure occurs.
- · A small number of manual controls are required for basic system operation, permitting most operator-system interaction to take place via a unit operating as an I/O device and thus reducing the possibility of operator errors.
- The logical partitions made available by the PR/SM feature allow continued reliable production operations in one or more partitions while new programming systems are tested in other partitions. This is an advancement in particular for non-VM installations.
- The operational extensions and channelsubsystem-call facility of ESA/390 z/Architecture improve the ability to continue execution of application programs in the presence of system incidents and the ability to make configuration changes with less disruption to operations.

Chapter 2. Organization

Main Storage	2-2	Access Registers	2-4
Expanded Storage	2-2	Cryptographic Facility	2-6
CPU		External Time Reference	2-6
PSW	2-3	I/O	2-6
General Registers	2-3	Channel Subsystem	2-6
Floating-Point Registers	2-3	Channel Paths	2-6
Floating-Point-Control Register	2-4	I/O Devices and Control Units	2-7
Control Registers	2-4	Operator Facilities	2-7

Logically, a system consists of main storage, one or more central processing units (CPUs), operator facilities, a channel subsystem, and I/O devices. I/O devices are attached to the channel subsystem through control units. The connection between the channel subsystem and a control unit is called a channel path.

A channel path employs either a parallel-transmission protocol or a serial-transmission protocol and, accordingly, is called either a parallel or a serial channel path. A serial channel path may connect to a control unit through a dynamic switch that is capable of providing different internal connections between the ports of the switch.

Expanded storage may also be available in the system, a cryptographic unit may be included in a CPU, and an external time reference (ETR) may be connected to the system.

The physical identity of the above functions may vary among implementations, called "models." Figure 2-1 depicts the logical structure of a two-CPU multiprocessing system that includes expanded storage and a cryptographic unit and that is connected to an ETR.

Specific processors may differ in their internal characteristics, the installed facilities, the number of subchannels, channel paths, and control units which can be attached to the channel subsystem, the size of main and expanded storage, and the representation of the operator facilities.




Figure 2-1. Logical Structure of a z/Architecture System with Two CPUs

A system viewed without regard to its I/O devices is referred to as a configuration. All of the phys-

© Copyright IBM Corp. 1990-2001 **2-1**

ical equipment, whether in the configuration or not, is referred to as the installation.

Model-dependent reconfiguration controls may be provided to change the amount of main and expanded storage and the number of CPUs and channel paths in the configuration. In some instances, the reconfiguration controls may be used to partition a single configuration into multiple configurations. Each of the configurations so reconfigured has the same structure, that is, main and expanded storage, one or more CPUs, and one or more subchannels and channel paths in the channel subsystem.

Each configuration is isolated in that the main and expanded storage in one configuration is not directly addressable by the CPUs and the channel subsystem of another configuration. however, possible for one configuration to communicate with another by means of shared I/O devices or a channel-to-channel adapter. At any one time, the storage, CPUs, subchannels, and channel paths connected together in a system are referred to as being in the configuration. Each CPU, subchannel, channel path, main-storage location, and expanded-storage location can be in only one configuration at a time.

Main Storage

Main storage, which is directly addressable, provides for high-speed processing of data by the CPUs and the channel subsystem. Both data and programs must be loaded into main storage from input devices before they can be processed. The amount of main storage available in the system depends on the model, and, depending on the model, the amount in the configuration may be under control of model-dependent configuration controls. The storage is available in multiples of 4K-byte blocks. At any instant, the channel subsystem and all CPUs in the configuration have access to the same blocks of storage and refer to a particular block of main-storage locations by using the same absolute address.

Main storage may include a faster-access buffer storage, sometimes called a cache. Each CPU The effects, may have an associated cache. except on performance, of the physical construction and the use of distinct storage media are not observable by the program.

Expanded Storage

Expanded storage may be available on some models. Expanded storage, when available, can be accessed by all CPUs in the configuration by means of instructions that transfer 4K-byte blocks of data from expanded storage to main storage or from main storage to expanded storage. These instructions are the PAGE IN and PAGE OUT instructions, described in Chapter 10, "Control Instructions."

Each 4K-byte block of expanded storage is addressed by means of a 32-bit unsigned binary integer called an expanded-storage block number.

CPU

The central processing unit (CPU) is the controlling center of the system. It contains the sequencing and processing facilities for instruction execution, interruption action, timing functions, initial program loading, and other machine-related functions.

The physical implementation of the CPU may differ among models, but the logical function remains the same. The result of executing an instruction is the same for each model, providing that the program complies with the compatibility rules.

The CPU, in executing instructions, can process binary integers and floating-point numbers (binary and hexadecimal) of fixed length, decimal integers of variable length, and logical information of either fixed or variable length. Processing may be in parallel or in series; the width of the processing elements, the multiplicity of the shifting paths, and the degree of simultaneity in performing the different types of arithmetic differ from one model of CPU to another without affecting the logical results.

Instructions which the CPU executes fall into seven classes: general, decimal, floating-pointbinary-floating-point (FPS), hexadecimal-floating-point (HFP), control, and I/O instructions. The general instructions are used in binary-integer-arithmetic operations and logical, branching, and other nonarithmetic operations. The decimal instructions operate on

data in the decimal format. The BFP and HFP instructions operate on data in the BFP and HFP formats, respectively, while the FPS instructions operate on floating-point data independent of the format or convert it from one format to the other. The privileged control instructions and the I/O instructions can be executed only when the CPU is in the supervisor state; the semiprivileged control instructions can be executed in the problem state, subject to the appropriate authorization mechanisms.

The CPU provides registers which are available to programs but do not have addressable representations in main storage. They include the current program-status word (PSW), the general registers, the floating-point registers and floating-point-control register, the control registers, the access registers, the prefix register, and the registers for the clock comparator and the CPU timer. Each CPU in an installation provides access to a time-of-day (TOD) clock, which is shared by all CPUs in the installation. The instruction operation code determines which type of register is to be used in an operation. See Figure 2-2 on page 2-5 for the format of the control, access, general, and floating-point registers.

PSW

The program-status word (PSW) includes the instruction address, condition code, and other information used to control instruction sequencing and to determine the state of the CPU. The active or controlling PSW is called the current PSW. It governs the program currently being executed.

The CPU has an interruption capability, which permits the CPU to switch rapidly to another program in response to exceptional conditions and external stimuli. When an interruption occurs, the CPU places the current PSW in an assigned storage location, called the old-PSW location, for the particular class of interruption. The CPU fetches a new PSW from a second assigned storage location. This new PSW determines the next program to be executed. When it has finished processing the interruption, the program handling the interruption may reload the old PSW, making it again the current PSW, so that the interrupted program can continue.

There are six classes of interruption: external, I/O, machine check, program, restart, and super-

visor call. Each class has a distinct pair of old-PSW and new-PSW locations permanently assigned in real storage.

General Registers

Instructions may designate information in one or more of 16 general registers. The general registers may be used as base-address registers and index registers in address arithmetic and as accumulators in general arithmetic and logical operations. Each register contains 64 bit positions. The general registers are identified by the numbers 0-15 and are designated by a four-bit R field in an instruction. Some instructions provide for addressing multiple general registers by having several R fields. For some instructions, the use of a specific general register is implied rather than explicitly designated by an R field of the instruction.

For some operations, either bits 32-63 or bits 0-63 of two adjacent general registers are coupled, providing a 64-bit or 128-bit format, respectively. In these operations, the program must designate an even-numbered register, which contains the leftmost (high-order) 32 or 64 bits. The next highernumbered register contains the rightmost (low-order) 32 or 64 bits.

In addition to their use as accumulators in general arithmetic and logical operations, 15 of the 16 general registers are also used as base-address and index registers in address generation. In these cases, the registers are designated by a four-bit B field or X field in an instruction. A value of zero in the B or X field specifies that no base or index is to be applied, and, thus, general register 0 cannot be designated as containing a base address or index.

Floating-Point Registers

All floating-point instructions (FPS, BFP, and HFP) use the same floating-point registers. The CPU has 16 floating-point registers. The floating-point registers are identified by the numbers 0-15 and are designated by a four-bit R field in floating-point instructions. Each floating-point register is 64 bits long and can contain either a short (32-bit) or a long (64-bit) floating-point operand. As shown in Figure 2-2 on page 2-5, pairs of floating-point registers can be used for extended (128-bit) oper-

ands. Each of the eight pairs is referred to by the number of the lower-numbered register of the pair.

Floating-Point-Control Register

The floating-point-control (FPC) register is a 32-bit register that contains mask bits, flag bits, a data-exception code, and rounding-mode bits. The FPC register is described in the section "Floating-Point-Control (FPC) Register" on page 19-2.

Control Registers

The CPU has 16 control registers, each having 64 bit positions. The bit positions in the registers are assigned to particular facilities in the system, such as program-event recording, and are used either to specify that an operation can take place or to furnish special information required by the facility.


The control registers are identified by the numbers 0-15 and are designated by four-bit R fields in the instructions LOAD CONTROL and STORE CONTROL. Multiple control registers can be addressed by these instructions.

Access Registers

The CPU has 16 access registers numbered 0-15. An access register consists of 32 bit positions containing an indirect specification (not described here in detail) of an address-space-control element. An address-space-control element is a parameter used by the dynamic-address-

translation (DAT) mechanism to translate references to a corresponding address space. When the CPU is in a mode called the access-register mode (controlled by bits in the PSW), an instruction B field, used to specify a logical address for a storage-operand reference, designates an access register, and the address-space-control element specified by the access register is used by DAT for the reference being made. For some instructions, an R field is used instead of a B field. Instructions are provided for loading and storing the contents of the access registers and for moving the contents of one access register to another.

Each of access registers 1-15 can designate any address space, including the current instruction space (the primary address space). Access register 0 always designates the current instruction space. When one of access registers 1-15 is used to designate an address space, the CPU determines which address space is designated by translating the contents of the access register. When access register 0 is used to designate an address space, the CPU treats the access register as designating the current instruction space, and it does not examine the actual contents of the access register. Therefore, the 16 access registers can designate, at any one time, the current instruction space and a maximum of 15 other spaces.



Note: The arrows indicate that the two registers may be coupled as a double-register pair, designated by specifying the lower-numbered register in the R field. For example, the floating-point register pair 13 and 15 is designated by 1101 binary in the R field.

Figure 2-2. Control, Access, General, and Floating-Point Registers

Cryptographic Facility

Depending on the model, an integrated cryptographic facility may be provided as an extension of the CPU. When the cryptographic facility is provided on a CPU, it functions as an integral part of that CPU. A summary of the benefits of the cryptographic facility is given on page 1-11; the facility is otherwise not described.

External Time Reference

Depending on the model, an external time reference (ETR) may be connected to the configuration. A summary of the benefits of the ETR is given on page 1-11; the facility is otherwise not described.

1/0

Input/output (I/O) operations involve the transfer of information between main storage and an I/O device. I/O devices and their control units attach to the channel subsystem, which controls this data transfer.

Channel Subsystem

The channel subsystem directs the flow of information between I/O devices and main storage. It relieves CPUs of the task of communicating directly with I/O devices and permits data processing to proceed concurrently with I/O processing. The channel subsystem uses one or more channel paths as the communication link in managing the flow of information to or from I/O devices. As part of I/O processing, the channel subsystem also performs the path-management function of testing for channel-path availability, selecting an available channel path, and initiating execution of the operation with the I/O device. Within the channel subsystem are subchannels.

One subchannel is provided for and dedicated to each I/O device accessible to the channel subsystem. Each subchannel contains storage for information concerning the associated I/O device and its attachment to the channel subsystem. The subchannel also provides storage for information concerning I/O operations and other functions involving the associated I/O device. Information contained in the subchannel can be accessed by

CPUs using I/O instructions as well as by the channel subsystem and serves as the means of communication between any CPU and the channel subsystem concerning the associated I/O device. The actual number of subchannels provided depends on the model and the configuration; the maximum number of subchannels is 65,536.

Channel Paths

I/O devices are attached through control units to the channel subsystem via channel paths. Control units may be attached to the channel subsystem via more than one channel path, and an I/O device may be attached to more than one control unit. In all, an individual I/O device may be accessible to a channel subsystem by as many as eight different channel paths, depending on the model and the configuration. The total number of channel paths provided by a channel subsystem depends on the model and the configuration; the maximum number of channel paths is 256.

A channel path can use one of three types of communication links:

- System/360 and System/370 I/O interface, called the parallel-I/O interface; the channel path is called a parallel channel path
- ESCON I/O interface, called a serial-I/O interface; the channel path is called a serial channel path
- FICON I/O interface, also called a serial-I/O interface; the channel path again is called a serial channel path

Each parallel-I/O interface consists of a number of electrical signal lines between the channel subsystem and one or more control units. Eight control units can share a single parallel-I/O interface. Up to 256 I/O devices can be addressed on a single parallel-I/O interface. The parallel-I/O interface is described in the publication IBM System/360 and System/370 I/O Interface Channel to Control Unit Original Equipment Manufacturers' Information, GA22-6974.

Each serial-I/O interface consists of two optical-fiber conductors between any two of a channel subsystem, a dynamic switch, and a control unit. A dynamic switch can be connected by means of multiple serial-I/O interfaces to either the same or different channel subsystems and to multiple control units. The number of control units which

can be connected on one channel path depends on the channel-subsystem and dynamic-switch capabilities. Up to 256 devices can be attached to each control unit that uses the serial-I/O interface, depending on the control unit. The ESCON I/O interface is described in the publication *ESA/390 ESCON I/O Interface*, SA22-7202. The FICON I/O interface is described in the ANSI standards document *Fibre Channel - Single-Byte Command Code Sets-2 (FC-SB-2)*.

I/O Devices and Control Units

I/O devices include such equipment as printers, magnetic-tape units, direct-access-storage devices, displays, keyboards, communications controllers, teleprocessing devices, and sensor-based equipment. Many I/O devices function with an external medium, such as paper or magnetic tape. Other I/O devices handle only electrical signals, such as those found in displays and communications networks. In all cases, I/O-device

operation is regulated by a control unit that provides the logical and buffering capabilities necessary to operate the associated I/O device. From the programming point of view, most control-unit functions merge with I/O-device functions. The control-unit function may be housed with the I/O device or in the CPU, or a separate control unit may be used.

Operator Facilities

The operator facilities provide the functions necessary for operator control of the machine. Associated with the operator facilities may be an operator-console device, which may also be used as an I/O device for communicating with the program.

The main functions provided by the operator facilities include resetting, clearing, initial program loading, start, stop, alter, and display.

Chapter 3. Storage

Storage Addressing	Recognition of Exceptions during ASN	
Information Formats 3-2	Translation	3-23
Integral Boundaries 3-3	ASN Authorization	. 3-23
Address Types and Formats 3-3	ASN-Authorization Controls	. 3-23
Address Types 3-3	Control Register 4	. 3-23
Absolute Address 3-3	ASN-Second-Table Entry	. 3-24
Real Address 3-4	Authority-Table Entries	. 3-24
Virtual Address 3-4	ASN-Authorization Process	. 3-24
Primary Virtual Address 3-4	Authority-Table Lookup	. 3-25
Secondary Virtual Address 3-4	Recognition of Exceptions during ASN	
AR-Specified Virtual Address 3-5	Authorization	3-26
Home Virtual Address 3-5	Dynamic Address Translation	. 3-26
Logical Address 3-5	Translation Control	. 3-28
Instruction Address 3-5	Translation Modes	. 3-28
Effective Address 3-5	Control Register 0	. 3-29
Address Size and Wraparound 3-5	Control Register 1	. 3-29
Address Wraparound 3-6	Control Register 7	. 3-30
Storage Key	Control Register 13	. 3-31
Protection	Translation Tables	. 3-31
Key-Controlled Protection 3-9	Region-Table Entries	. 3-32
Storage-Protection-Override Control 3-10	Segment-Table Entries	. 3-33
Fetch-Protection-Override Control 3-11	Page-Table Entries	. 3-33
Access-List-Controlled Protection 3-11	Translation Process	. 3-34
Page Protection	Inspection of Real-Space Control	. 3-39
Low-Address Protection 3-12	Inspection of Designation-Type Control	3-39
Suppression on Protection 3-12	Lookup in a Table Designated by an	
Reference Recording	Address-Space-Control Element	3-39
Change Recording	Lookup in a Table Designated by a	
Prefixing	Region-Table Entry	3-40
Address Spaces	Page-Table Lookup	. 3-42
Changing to Different Address Spaces . 3-17	Formation of the Real Address	. 3-42
Address-Space Number 3-17	Recognition of Exceptions during	
ASN Translation	Translation	3-42
ASN-Translation Controls 3-18	Translation-Lookaside Buffer	. 3-42
Control Register 14 3-18	TLB Structure	
ASN-Translation Tables	Formation of TLB Entries	. 3-43
ASN-First-Table Entries 3-19	Use of TLB Entries	. 3-44
ASN-Second-Table Entries 3-19	Modification of Translation Tables	. 3-45
ASN-Translation Process 3-21	Address Summary	. 3-47
ASN-First-Table Lookup 3-22	Addresses Translated	
ASN-Second-Table Lookup 3-23	Handling of Addresses	
	Assigned Storage Locations	. 3-51

This chapter discusses the representation of information in main storage, as well as addressing, protection, and reference and change recording. The aspects of addressing which are covered include the format of addresses, the concept of

address spaces, the various types of addresses, and the manner in which one type of address is translated to another type of address. A list of permanently assigned storage locations appears at the end of the chapter.

© Copyright IBM Corp. 1990-2001 3-1

Main storage provides the system with directly addressable fast-access storage of data. data and programs must be loaded into main storage (from input devices) before they can be processed.

Main storage may include one or more smaller faster-access buffer storages, sometimes called caches. A cache is usually physically associated with a CPU or an I/O processor. The effects, except on performance, of the physical construction and use of distinct storage media are not observable by the program.

Fetching and storing of data by a CPU are not affected by any concurrent channel-subsystem activity or by a concurrent reference to the same storage location by another CPU. When concurrent requests to a main-storage location occur, access normally is granted in a sequence determined by the system. If a reference changes the contents of the location, any subsequent storage fetches obtain the new contents.

Main storage may be volatile or nonvolatile. If it is volatile, the contents of main storage are not preserved when power is turned off. If it is nonvolatile, turning power off and then back on does not affect the contents of main storage, provided all CPUs are in the stopped state and no references are made to main storage when power is being turned off. In both types of main storage, the contents of the storage key are not necessarily preserved when the power for main storage is turned off.

Note: Because most references in this publication apply to virtual storage, the abbreviated term "storage" is often used in place of "virtual storage." The term "storage" may also be used in place of "main storage," "absolute storage," or "real storage" when the meaning is clear. The terms "main storage" and "absolute storage" are used to describe storage which is addressable by means of an absolute address. The terms describe fastaccess storage, as opposed to auxiliary storage, such as provided by direct-access storage "Real storage" is synonymous with devices. "absolute storage" except for the effects of prefixing.

Storage Addressing

Storage is viewed as a long horizontal string of bits. For most operations, accesses to storage proceed in a left-to-right sequence. The string of bits is subdivided into units of eight bits. eight-bit unit is called a byte, which is the basic building block of all information formats.

Each byte location in storage is identified by a unique nonnegative integer, which is the address of that byte location or, simply, the byte address. Adjacent byte locations have consecutive addresses, starting with 0 on the left and proceeding in a left-to-right sequence. Addresses are unsigned binary integers and are 24, 31, or 64 bits. Addresses are described in "Address Size and Wraparound" on page 3-5.

Information Formats

Information is transmitted between storage and a CPU or the channel subsystem one byte, or a group of bytes, at a time. Unless otherwise specified, a group of bytes in storage is addressed by the leftmost byte of the group. The number of bytes in the group is either implied or explicitly specified by the operation to be performed. When used in a CPU operation, a group of bytes is called a field.

Within each group of bytes, bits are numbered in a left-to-right sequence. The leftmost bits are sometimes referred to as the "high-order" bits and the rightmost bits as the "low-order" bits. numbers are not storage addresses, however. Only bytes can be addressed. To operate on individual bits of a byte in storage, it is necessary to access the entire byte.

The bits in a byte are numbered 0 through 7, from left to right.

The bits in an address may be numbered 8-31 or 40-63 for 24-bit addresses or 1-31 or 33-63 for 31-bit addresses; they are numbered 0-63 for 64-bit addresses. Within any other fixed-length format of multiple bytes, the bits making up the format are consecutively numbered starting from 0.

For purposes of error detection, and in some models for correction, one or more check bits may be transmitted with each byte or with a group of bytes. Such check bits are generated automatically by the machine and cannot be directly controlled by the program. References in this publication to the length of data fields and registers exclude mention of the associated check bits. All storage capacities are expressed in number of bytes.

When the length of a storage-operand field is implied by the operation code of an instruction, the field is said to have a fixed length, which can be one, two, four, or eight bytes. Larger fields may be implied for some instructions.

When the length of a storage-operand field is not implied but is stated explicitly, the field is said to have a variable length. Variable-length operands can vary in length by increments of one byte.

When information is placed in storage, the contents of only those byte locations are replaced that are included in the designated field, even though the width of the physical path to storage may be greater than the length of the field being stored.

Integral Boundaries

Certain units of information must be on an integral boundary in storage. A boundary is called integral for a unit of information when its storage address is a multiple of the length of the unit in bytes. Special names are given to fields of 2, 4, 8, and 16 bytes on an integral boundary. A halfword is a group of two consecutive bytes on a two-byte boundary and is the basic building block of instructions. A word is a group of four consecutive bytes on a four-byte boundary. A doubleword is a group of eight consecutive bytes on an eight-byte boundary. A quadword is a group of 16 consecutive bytes on a 16-byte boundary. (See Figure 3-1 on page 3-4.)

When storage addresses designate halfwords, words, doublewords, and quadwords, the binary representation of the address contains one, two, three, or four rightmost zero bits, respectively.

Instructions must be on two-byte integral boundaries, and CCWs, IDAWs, and the storage operands of certain instructions must be on other integral boundaries. The storage operands of most instructions do not have boundary-alignment requirements.

Programming Note: For fixed-field-length operations with field lengths that are a power of 2, significant performance degradation is possible when storage operands are not positioned at addresses that are integral multiples of the operand length. To improve performance, frequently used storage operands should be aligned on integral boundaries.

Address Types and Formats

Address Types

For purposes of addressing main storage, three basic types of addresses are recognized: absolute, real, and virtual. The addresses are distinguished on the basis of the transformations that are applied to the address during a storage access. Address translation converts virtual to real, and prefixing converts real to absolute. In addition to the three basic address types, additional types are defined which are treated as one or another of the three basic types, depending on the instruction and the current mode.

Absolute Address

An absolute address is the address assigned to a main-storage location. An absolute address is used for a storage access without any transformations performed on it.

The channel subsystem and all CPUs in the configuration refer to a shared main-storage location by using the same absolute address. Available main storage is usually assigned contiguous absolute addresses starting at 0, and the addresses are always assigned in complete 4K-byte blocks on integral boundaries. An exception is recognized when an attempt is made to use an absolute address in a block which has not been assigned to physical locations. On some models, storagereconfiguration controls may be provided which permit the operator to change the correspondence between absolute addresses and physical locations. However, at any one time, a physical location is not associated with more than one absolute address.

Storage consisting of byte locations sequenced according to their absolute addresses is referred to as absolute storage.




Figure 3-1. Integral Boundaries with Storage Addresses

Real Address

A real address identifies a location in real storage. When a real address is used for an access to main storage, it is converted, by means of prefixing, to an absolute address.

At any instant there is one real-address to absolute-address mapping for each CPU in the configuration. When a real address is used by a CPU to access main storage, it is converted to an absolute address by prefixing. The particular transformation is defined by the value in the prefix register for the CPU.

Storage consisting of byte locations sequenced according to their real addresses is referred to as real storage.

Virtual Address

A virtual address identifies a location in virtual storage. When a virtual address is used for an access to main storage, it is translated by means of dynamic address translation to a real address, which is then further converted by prefixing to an absolute address.

Primary Virtual Address

A primary virtual address is a virtual address which is to be translated by means of the primary address-space-control element. Logical addresses are primary virtual treated as addresses when in the primary-space mode. Instruction addresses are treated as primary virtual addresses when in the primary-space mode, secondary-space mode, or access-register mode. The first-operand address of MOVE TO PRIMARY and the second-operand address of MOVE TO SECONDARY are always treated as primary virtual addresses.

Secondary Virtual Address

A secondary virtual address is a virtual address which is to be translated by means of the secondary address-space-control element. Logical addresses are treated as secondary virtual addresses when in the secondary-space mode. The second-operand address of MOVE TO PRIMARY and the first-operand address of MOVE TO SECONDARY are always treated as secondary virtual addresses.

AR-Specified Virtual Address

An AR-specified virtual address is a virtual address which is to be translated by means of an access-register-specified address-space-control element. Logical addresses are treated as AR-specified addresses when in the access-register mode.

Home Virtual Address

A home virtual address is a virtual address which is to be translated by means of the home address-space-control element. Logical addresses and instruction addresses are treated as home virtual addresses when in the home-space mode.

Logical Address

Except where otherwise specified, the storage-operand addresses for most instructions are logical addresses. Logical addresses are treated as real addresses in the real mode, as primary virtual addresses in the primary-space mode, as secondary virtual addresses in the secondary-space mode, as AR-specified virtual addresses in the access-register mode, and as home virtual addresses in the home-space mode. Some instructions have storage-operand addresses or storage accesses associated with the instruction which do not follow the rules for logical addresses. In all such cases, the instruction definition contains a definition of the type of address.

Instruction Address

Addresses used to fetch instructions from storage are called instruction addresses. Instruction addresses are treated as real addresses in the real mode, as primary virtual addresses in the primary-space mode, secondary-space mode, or access-register mode, and as home virtual addresses in the home-space mode. The instruction address in the current PSW and the target address of EXECUTE are instruction addresses.


Effective Address

In some situations, it is convenient to use the term "effective address." An effective address is the address which exists before any transformation by dynamic address translation or prefixing is performed. An effective address may be specified directly in a register or may result from address arithmetic. Address arithmetic is the addition of the base and displacement or of the base, index, and displacement.


Address Size and Wraparound

An address size refers to the maximum number of significant bits that can represent an address. Three sizes of addresses are provided: 24-bit, 31-bit, and 64-bit. A 24-bit address can accommodate a maximum of 16,777,216 (16M) bytes; with a 31-bit address, 2,147,483,648 (2G) bytes can be addressed; and, with a 64-bit address, 18,446,744,073,709,551,616 (16E) bytes can be addressed.

The bits of a 24-bit, 31-bit, or 64-bit address produced by address arithmetic under the control of the current addressing mode are numbered 40-63, 33-63, and 0-63, respectively, corresponding to the numbering of base-address and index bits in a general register:



The bits of an address that is 31 bits regardless of the addressing mode are numbered 1-31, and, when a 24-bit or 31-bit address is contained in a four-byte field in storage, the bits are numbered 8-31 or 1-31, respectively:



A 24-bit or 31-bit virtual address is expanded to 64 bits by appending 40 or 33 zeros, respectively, on the left before it is translated by means of the DAT process, and a 24-bit or 31-bit real address is similarly expanded to 64 bits before it is transformed by prefixing. A 24-bit or 31-bit absolute address is expanded to 64 bits before main storage is accessed. Thus, the 24-bit address always designates a location in the first 16M-byte

block of the 16E-byte storage addressable by a 64-bit address, and the 31-bit address always designates a location in the first 2G-byte block.

Unless specifically stated to the contrary, the following definition applies in this publication: whenever the machine generates and provides to the program a 24-bit or 31-bit address, the address is made available (placed in storage or loaded into a general register) by being imbedded in a 32-bit field, with the leftmost eight bits or one bit in the field, respectively, set to zeros. When the address is loaded into a general register, bits 0-31 of the register remain unchanged.

The size of effective addresses is controlled by bits 31 and 32 of the PSW, the extendedaddressing-mode bit and the basic-addressingmode bit, respectively. When bits 31 and 32 are both zero, the CPU is in the 24-bit addressing mode, and 24-bit operand and instruction effective addresses are specified. When bit 31 is zero and bit 32 is one, the CPU is in the 31-bit addressing mode, and 31-bit operand and instruction effective addresses are specified. When bits 31 and 32 are both one, the CPU is in the 64-bit addressing mode, and 64-bit operand and instruction effective addresses are specified (see "Address Generation" on page 5-7).

The sizes of the real or absolute addresses used or yielded by the ASN-translation, ASN-authorization, PC-number-translation, and access-register-translation processes are always 31 bits regardless of the current addressing mode. Similarly, the sizes of the real or absolute addresses used or yielded by the DAT, stacking, unstacking, and tracing processes are always 64 bits.

The size of the data address in a CCW is under control of the CCW-format-control bit in the operation-request block (ORB) designated by a START SUBCHANNEL instruction. The CCWs with 24-bit and 31-bit addresses are called format-0 and format-1 CCWs, respectively. Format-0 and format-1 CCWs are described in Chapter 15, "Basic I/O Functions." Similarly, the size of the data address in an IDAW is under control of the IDAW-format-control bit in the ORB. The IDAWs with 31-bit and 64-bit addresses are called format-1 and format-2 IDAWs, respectively.

Format-1 and format-2 IDAWs are described in Chapter 15, "Basic I/O Functions."

Address Wraparound

The CPU performs address generation when it forms an operand or instruction address or when it generates the address of a table entry from the appropriate table origin and index. It also performs address generation when it increments an address to access successive bytes of a field. Similarly, the channel subsystem performs address generation when it increments an address (1) to fetch a CCW, (2) to fetch an IDAW, (3) to transfer data, or (4) to compute the address of an I/O measurement block.

When, during the generation of the address, an address is obtained that exceeds the value allowed for the address size (2^{24} - 1, 2^{31} - 1, or 2^{64} - 1), one of the following two actions is taken:

- The carry out of the high-order bit position of the address is ignored. This handling of an address of excessive size is called wraparound.
- 2. An interruption condition is recognized.

The effect of wraparound is to make an address space appear circular; that is, address 0 appears to follow the maximum allowable address. Address arithmetic and wraparound occur before transformation, if any, of the address by DAT or prefixing.

Addresses generated by the CPU that may be virtual addresses always wrap. Wraparound also occurs when the linkage-stack-entry address in control register 15 is decremented below 0 by PROGRAM RETURN. For CPU table entries that are addressed by real or absolute addresses, it is unpredictable whether the address wraps or an addressing exception is recognized.

For channel-program execution, when the generated address exceeds the value for the address size (or, for the read-backward command is decremented below 0), an I/O program-check condition is recognized.

Figure 3-2 on page 3-7 identifies what limit values apply to the generation of different addresses and how addresses are handled when they exceed the allowed value.

Address Generation for	Address Type	Handling when Address Would Wrap
Instructions and operands when EAM and BAM are zero	L,I,R,V	W24
Successive bytes of instructions and operands when EAM and BAM are zero	I,L,V¹	W24
Instructions and operands when EAM is zero and BAM is one	L,I,R,V	W31
Successive bytes of instructions and operands when EAM is zero and BAM is one	I,L,V¹	W31
Instructions and operands when EAM and BAM are one	L,I,R,V	W64
Successive bytes of instructions and operands when EAM and BAM are one	I,L,V¹	W64
DAT-table entries when used for implicit translation or LRA or STRAG	A or R²	X64
ASN-second-table, authority-table (during ASN authorization), linkage-table, and entry-table entries	R	X31
Authority-table (during access-register translation) and access-list entries	A or R ²	X31
Linkage-stack entry	V	W64
I/O measurement block	A	P31
For a channel program with format-0 CCWs:		
Successive CCWs	A	P24
Successive IDAWs	A	P24
Successive bytes of I/O data (without IDAWs)	A	P24
Successive bytes of I/O data (with format-1 IDAWs)	A	P31
Successive bytes of I/O data (with format-2 IDAWs)	A	P64
For a channel program with format-1 CCWs:		
Successive CCWs	A	P31
Successive IDAWs	A	P31
Successive bytes of I/O data (without IDAWs)	A	P31
Successive bytes of I/O data (with format-1 IDAWs)	A	P31
Successive bytes of I/O data (with format-2 IDAWs)	A	P64

Figure 3-2 (Part 1 of 2). Address Wraparound

Explanation:

- Real addresses do not apply in this case since the instructions which designate operands by means of real addresses cannot designate operands that cross boundary 2^{24} , 2^{31} , or 2^{64} .
- It is unpredictable whether the address is absolute or real.
- A Absolute address.
- BAM Basic-addressing-mode bit in the PSW.
- EAM Extended-addressing-mode bit in the PSW.
- I Instruction address.
- L Logical address.
- P24 An I/O program-check condition is recognized when the address exceeds 2²⁴ 1 or is decremented below zero.
- P31 An I/O program-check condition is recognized when the address exceeds 2^{31} 1 or is decremented below zero.
- P64 An I/O program-check condition is recognized when the address exceeds 2^{64} 1 or is decremented below zero.
- R Real address.
- V Virtual address.
- W24 Wrap to location 0 after location 2²⁴ 1 and vice versa.
- W31 Wrap to location 0 after location $2^{31} 1$ and vice versa.
- W64 Wrap to location 0 after location 264 1 and vice versa.
- X31 When the address exceeds 2^{31} 1, it is unpredictable whether the address wraps to location 0 after location 2^{31} 1 or whether an addressing exception is recognized.
- X64 When the address exceeds 2^{64} 1, it is unpredictable whether the address wraps to location 0 after location 2^{64} 1 or whether an addressing exception is recognized.

Figure 3-2 (Part 2 of 2). Address Wraparound

Storage Key

A storage key is associated with each 4K-byte block of storage that is available in the configuration. The storage key has the following format:

The bit positions in the storage key are allocated as follows:

Access-Control Bits (ACC): If a reference is subject to key-controlled protection, the four access-control bits, bits 0-3, are matched with the four-bit access key when information is stored, or when information is fetched from a location that is protected against fetching.

Fetch-Protection Bit (F): If a reference is subject to key-controlled protection, the fetch-protection bit, bit 4, controls whether key-controlled protection applies to fetch-type references: a zero indicates that only store-type references are monitored and that fetching with

any access key is permitted; a one indicates that key-controlled protection applies to both fetching and storing. No distinction is made between the fetching of instructions and of operands.

Reference Bit (R): The reference bit, bit 5, normally is set to one each time a location in the corresponding storage block is referred to either for storing or for fetching of information.

Change Bit (C): The change bit, bit 6, is set to one each time information is stored at a location in the corresponding storage block.

Storage keys are not part of addressable storage. The entire storage key is set by SET STORAGE KEY EXTENDED and inspected by INSERT STORAGE KEY EXTENDED. Additionally, the instruction RESET REFERENCE BIT EXTENDED provides a means of inspecting the reference and change bits and of setting the reference bit to zero. Bits 0-4 of the storage key are inspected by the INSERT VIRTUAL STORAGE KEY instruction. The contents of the storage key are unpredictable during and after the execution of the usability test of the TEST BLOCK instruction.

Protection

Four protection facilities are provided to protect the contents of main storage from destruction or misuse by programs that contain errors or are unauthorized: key-controlled protection, access-list-controlled protection, page protection, and low-address protection. The protection facilities are applied independently; access to main storage is only permitted when none of the facilities prohibit the access.

Key-controlled protection affords protection against improper storing or against both improper storing and fetching, but not against improper fetching alone.

Key-Controlled Protection

When key-controlled protection applies to a storage access, a store is permitted only when the storage key matches the access key associated with the request for storage access; a fetch is permitted when the keys match or when the fetch-protection bit of the storage key is zero.

The keys are said to match when the four accesscontrol bits of the storage key are equal to the access key, or when the access key is zero.

The protection action is summarized in Figure 3-3.

When the access to storage is initiated by the CPU and key-controlled protection applies, the PSW key is the access key, except that the access key is specified in a general register for the first operand of MOVE TO SECONDARY and MOVE WITH DESTINATION KEY and for the second operand of MOVE TO PRIMARY, MOVE WITH KEY, and MOVE WITH SOURCE KEY. The PSW key occupies bit positions 8-11 of the current PSW.

When the access to storage is for the purpose of channel-program execution, the subchannel key associated with that channel program is the access key. The subchannel key for a channel program is specified in the operation-request block (ORB). When, for purposes of channel-subsystem monitoring, an access to the measurement block is made, the measurement-block key is the access key. The measurement-block key is specified by the SET CHANNEL MONITOR instruction.

Conditions			Is Access to Storage Permitted?	
Fetch-Protection				
Bit of	 	D. 1	F	C.
Storage Key	кеу	Relation	Fetch	Store
0	Ma	atch	Yes	Yes
0	M.	ismatch	Yes	No
1	Ma	atch	Yes	Yes
1	M.	ismatch	No	No

Explanation:

Match	The four access-control bits of the storage key are equal to the access key, or the access key is zero.
Voc	Access is normitted

Yes Access is permitted.

No Access is not permitted. On fetching, the information is not made available to the program; on storing, the contents of the storage location are not changed.

Figure 3-3. Summary of Protection Action

When a CPU access is prohibited because of keycontrolled protection, the execution of the instruction is terminated, and a program interruption for a protection exception takes place. However, the unit of operation or the execution of the instruction may be suppressed, as described in the section "Suppression on Protection" on page 3-12. When a channel-program access is prohibited, the start function is ended, and the protection-check condition is indicated in the associated interruption-(IRB). When response block measurement-block access is prohibited, the I/O measurement-block protection-check condition is indicated.

When a store access is prohibited because of keycontrolled protection, the contents of the protected location remain unchanged. When a fetch access is prohibited, the protected information is not loaded into a register, moved to another storage location, or provided to an I/O device. For a prohibited instruction fetch, the instruction is suppressed, and an arbitrary instruction-length code is indicated.

Key-controlled protection is independent of whether the CPU is in the problem or the supervisor state and, except as described below, does not depend on the type of CPU instruction or channel-command word being executed.

Except where otherwise specified, all accesses to storage locations that are explicitly designated by the program and that are used by the CPU to store or fetch information are subject to keycontrolled protection.

Key-controlled protection does not apply when the storage-protection-override control is one and the value of the four access-control bits of the storage key is 9. Key-controlled protection for fetches may or may not apply when the fetch-protectionoverride control is one, depending on the effective address and the private-space control.

Accesses to the second operand of TEST BLOCK are not subject to key-controlled protection.

All storage accesses by the channel subsystem to access the I/O measurement block, or by a channel program to fetch a CCW or IDAW or to access a data area designated during the execution of a CCW, are subject to key-controlled protection. However, if a CCW, an IDAW, or output data is prefetched, a protection check is not indicated until the CCW or IDAW is due to take control or until the data is due to be written.

Key-controlled protection is not applied to accesses that are implicitly made for any of such sequences as:

- An interruption
- CPU logout
- · Fetching of table entries for access-register translation, dynamic-address translation, PC-number translation, ASN translation, or ASN authorization
- Tracing
- · A store-status function
- Storing in real locations 184-191 when TEST PENDING INTERRUPTION has an operand address of zero
- Initial program loading

Similarly, protection does not apply to accesses initiated via the operator facilities for altering or displaying information. However, when the program explicitly designates these locations, they are subject to protection.

Storage-Protection-Override Control

Bit 39 of control register 0 is the storageprotection-override control. When this bit is one, storage-protection override is active. When this bit is zero, storage-protection override is inactive. When storage-protection override is active, keycontrolled storage protection is ignored for storage locations having an associated storage-key value of 9. When storage-protection override is inactive, no special action is taken for a storage-key value of 9.

Storage-protection override applies to instruction fetch and to the fetch and store accesses of instructions whose operand addresses are logical, virtual, or real. It does not apply to accesses made for the purpose of channel-program execution or for the purpose of channel-subsystem monitoring.

Storage-protection override has no effect on accesses which are not subject to key-controlled protection.

Programming Notes:

- 1. Storage-protection override can be used to improve reliability in the case when a possibly erroneous application program is executed in conjunction with a reliable subsystem, provided that the application program needs to access only a portion of the storage accessed by the subsystem. The technique for doing this is as follows. The storage accessed by the application program is given storage key 9. The storage accessed by only the subsystem is given some other nonzero storage key, for example, key 8. The application is executed with PSW key 9. The subsystem is executed with PSW key 8 (in this example). As a result, the subsystem can access both the key-8 and the key-9 storage, while the application program can access only the key-9 storage.
- 2. Storage-protection override affects the accesses to storage made by the CPU and also affects the result set by TEST PRO-TECTION. However, those instructions which, in the problem state, test the PSW-key mask to determine if a particular key value may be used are not affected by whether storageprotection override is active. These instructions include, among others, MOVE WITH KEY and SET PSW KEY FROM

ADDRESS. To permit these instructions to use an access key of 9 in the problem state, bit 9 of the PSW-key mask must be one.

Fetch-Protection-Override Control

Bit 38 of control register 0 is the fetch-protectionoverride control. When the bit is one, fetch protection is ignored for locations at effective addresses 0-2047. An effective address is the address which exists before any transformation by dynamic address translation or prefixing. However, fetch protection is not ignored if the effective address is subject to dynamic address translation and the private-space control, bit 55 is one in the address-space-control element used in the translation.

Fetch-protection override applies to instruction fetch and to the fetch accesses of instructions whose operand addresses are logical, virtual, or real. It does not apply to fetch accesses made for the purpose of channel-program execution or for the purpose of channel-subsystem monitoring. When this bit is set to zero, fetch protection of locations at effective addresses 0-2047 is determined by the state of the fetch-protection bit of the storage key associated with those locations.

Fetch-protection override has no effect on accesses which are not subject to key-controlled protection.

Programming Note: The fetch-protection-override control allows fetch protection of locations at addresses 2048-4095 along with no fetch protection of locations at addresses 0-2047.

Access-List-Controlled Protection

In the access-register mode, bit 6 of the access-list entry, the fetch-only bit, controls which types of operand references are permitted to the address space specified by the access-list entry. When the entry is used in the access-register-translation part of a reference and bit 6 is zero, both fetch-type and store-type references are permitted; when bit 6 is one, only fetch-type references are permitted, and an attempt to store causes a protection exception to be recognized and the execution of the instruction to be suppressed.

The fetch-only bit is included in the ALB access-list entry. A change to the fetch-only bit in an access-list entry in main storage does not necessarily have an immediate, if any, effect on whether a protection exception is recognized. However, this change to the bit will have an effect immediately after PURGE ALB or a COMPARE AND SWAP AND PURGE instruction that purges the ALB is executed.

TEST PROTECTION takes into consideration access-list-controlled protection when the CPU is in the access-register mode. A violation of access-list-controlled protection causes condition code 1 to be set, except that it does not prevent condition code 2 or 3 from being set when the conditions for those codes are satisfied.

Programming Note: A violation of access-list-controlled protection always causes suppression. A violation of any of the other protection types may cause termination.

Page Protection

The page-protection facility controls access to virtual storage by using the page-protection bit in each page-table entry and segment-table entry. It provides protection against improper storing.

The page-protection bit, bit 54, of the page-table entry controls whether storing is allowed into the corresponding 4K-byte page. When the bit is zero, both fetching and storing are permitted; when the bit is one, only fetching is permitted. When an attempt is made to store into a protected page, the contents of the page remain unchanged, the unit of operation or the execution of the instruction is suppressed, and a program interruption for protection takes place.

The page-protection bit, bit 54, of the segment-table entry is treated as being ORed into the page-protection-bit position of each entry in the page table designated by the segment-table entry. Thus, when the segment-table-entry page-protection bit is one, the effect is as if the page-protection bit is one in each entry in the designated page table.

Page protection applies to all store-type references that use a virtual address.

Low-Address Protection

The low-address-protection facility provides protection against the destruction of main-storage information used by the CPU during interruption processing. This is accomplished by prohibiting instructions from storing with effective addresses in the ranges 0 through 511 and 4096 through 4607 (the first 512 bytes of each of the first and second 4K-byte effective-address blocks). range criterion is applied before address transformation, if any, of the address by dynamic address translation or prefixing. However, the range criterion is not applied, with the result that low-address protection does not apply, if the effective address is subject to dynamic address translation and the private-space control, bit 55, is one in the address-space-control element used in the translation. Low-address protection does not apply if the address-space-control element to be used is not available due to another type of exception.

Low-address protection is under control of bit 35 of control register 0, the low-address-protectioncontrol bit. When the bit is zero, low-address protection is off; when the bit is one, low-address protection is on.

If an access is prohibited because of low-address protection, the contents of the protected location remain unchanged, the execution of the instruction is terminated, and a program interruption for a protection exception takes place. However, the unit of operation or the execution of the instruction may be suppressed, as described in the section "Suppression on Protection."

Any attempt by the program to store by using effective addresses in the range 0 through 511 or 4096 through 4607 is subject to low-address protection. Low-address protection is applied to the store accesses of instructions whose operand addresses are logical, virtual, or real. address protection is also applied to the trace table.

Low-address protection is not applied to accesses made by the CPU or the channel subsystem for such sequences as interruptions, CPU logout, the

storing of the I/O-interruption code in real locations 184-191 by TEST PENDING INTERRUPTION, and the initial-program-loading and store-status functions, nor is it applied to data stores during I/O However, explicit stores by a data transfer. program at any of these locations are subject to low-address protection.

Programming Notes:

- 1. Low-address protection and key-controlled protection apply to the same store accesses, except that:
 - a. Low-address protection does not apply to storing performed by the channel subsystem, whereas key-controlled protection does.
 - b. Key-controlled protection does not apply to tracing, the second operand of TEST BLOCK, or instructions that operate specifically on the linkage stack, whereas lowaddress protection does.
- 2. Because fetch-protection override and lowaddress protection do not apply to an address space for which the private-space control is one in the address-space-control element, locations 0-2047 and 4096-4607 in the address space are usable the same as the other locations in the space.

Suppression on Protection

Some instruction definitions specify that the operation is always suppressed if a protection exception due to any type of protection is recognized. When that specification is absent, the execution of an instruction is always suppressed if a protection exception due to access-list-controlled protection or page protection is recognized, and it may be either suppressed or terminated if a protection exception due to low-address protection or keycontrolled protection is recognized.

The suppression-on-protection function allows the control program to locate the segment-table entry and page-table entry used in the translation of a virtual address that caused a protection exception, in order to determine if the exception was due to page protection.1 This is necessary for the imple-

¹ The suppression-on-protection function originated as the ESA/390 suppression-on-protection facility. Suppression for page protection was new as part of that facility.

mentation of the Posix fork function (discussed in a programming note). The function also allows the control program to avoid locating the segmenttable and page-table entries if the address was not virtual or the exception was due to access-listcontrolled protection.

During a program interruption due to a protection exception, either a one or a zero is stored in bit position 61 of real locations 168-175. The storing of a one in bit position 61 indicates that:

- The unit of operation or instruction execution during which the exception was recognized was suppressed.
- If dynamic address translation (DAT) was on, as indicated by the DAT-mode bit in the program old PSW, the effective address that caused the exception is one that was to be translated by DAT. (The effective address is the address which exists before any transformation by DAT or prefixing.) Bit 61 is set to zero if DAT was on but the effective address was not to be translated by DAT because it is a real address. If DAT was off, the protection exception cannot have been due to page protection.
- Bit positions 0-51 of real locations 168-175 contain bits 0-51 of the effective address that caused the exception. If DAT was on, indicating that the effective address was to be translated by DAT, bit positions 62 and 63 of real locations 168-175, and real location 160, contain the same information as is stored during a program interruption due to a pagetranslation exception—this information identifies the address space containing the Also, bit 60 of real protected address. locations 168-175 is zero if the protection exception was not due to access-list-controlled protection or is one if the exception was due to access-list-controlled protection. A one in bit position 60 indicates that the exception was not due to page protection. If DAT was off, the contents of bit positions 60, 62, and 63 of real locations 168-175, and the contents of real location 160, are unpredictable. The contents of bit positions 52-59 of real locations 168-175 are always unpredictable.

Bit 61 being zero indicates that the operation was either suppressed or terminated and that the con-

tents of the remainder of real locations 168-175, and of real location 160 are unpredictable.

Bit 61 is set to one if the protection exception was due to access-list-controlled protection or page protection. Bit 61 may be set to one if the protection exception was due to low-address protection or key-controlled protection.

If a protection-exception condition exists due to either access-list-controlled protection or page protection but also exists due to either low-address protection or key-controlled protection, it is unpredictable for which reason the protection exception is recognized, and it is unpredictable whether bit 61 is set to zero or one.

Programming Notes:

- 1. The suppression-on-protection function is useful in performing the Posix fork function, which causes a duplicate address space to be When forking occurs, the control created. program causes the same page of different address spaces to map to a single page frame of real storage so long as a store in the page is not attempted. Then, when a store is attempted in a particular address space, the control program assigns a unique page frame to the page in that address space and copies the contents of the page to the new page frame. This last action is sometimes called the copy-on-write function. The control program sets the page-protection bit to one in the page-table entry for a page in order to detect an attempt to store in the page. The control program may initially set the pageprotection bit to one in a segment-table entry to detect an attempt to store anywhere in the the specified segment.
- 2. Bit 61 being one in real locations 168-175 when DAT was on indicates that the address that caused a protection exception is virtual. This indication allows programmed forms of access-register translation and dynamic address translation to be performed to determine whether the exception was due to page protection as opposed to low-address or keycontrolled protection.
- 3. The results of suppression on protection are summarized in Figure 3-4 on page 3-14.

LA or		ALC			If Bit 6	1 One
Key-		or	LEE	D: t	Bits 62,	D:+
Cont. Prot.	DAT	_	Eff. Addr.		63 and Loc. 160	Bit 60
No	0n	Yes	Log.	1	Р	1A
Yes	0n	Yes	Log.	U1	P	1A
Yes	0ff	No	Log.	U2	U3	U3
Yes	0ff	No	Real	U2	U3	U3
Yes	0n	No	Log.	U2	P	0
Yes	0n	No	Real	0R	-	-

Explanation:

0R Zero because effective address is real. 1A One if bit 61 is set to one because of access-listcontrolled protection; zero

Immaterial or not applicable.

- ALC Access-list-controlled.
- ΙΔ Low-address.

otherwise.

- Log. Logical.
- Predictable.
- U1 Unpredictable because lowaddress or key-controlled protection may be recognized instead of access-listcontrolled or page protection. U2 Unpredictable because bit 61 is only required to be set to one
- for access-list-controlled or page protection.
- U3 Unpredictable because DAT is off.

Figure 3-4. Suppression-on-Protection Results

Reference Recording

Reference recording provides information for use in selecting pages for replacement. Reference recording uses the reference bit, bit 5 of the storage key. The reference bit is set to one each time a location in the corresponding storage block is referred to either for fetching or storing information, regardless of whether DAT is on or off.

Reference recording is always active and takes place for all storage accesses, including those made by any CPU, any operator facility, or the channel subsystem. It takes place for implicit accesses made by the machine, such as those which are part of interruptions and I/O-instruction execution.

Reference recording does not occur for operand accesses of the following instructions since they directly refer to a storage key without accessing a storage location:

- INSERT STORAGE KEY EXTENDED
- RESET REFERENCE BIT EXTENDED (reference bit is set to zero)
- SET STORAGE KEY EXTENDED (reference bit is set to a specified value)

The record provided by the reference bit is substantially accurate. The reference bit may be set to one by fetching data or instructions that are neither designated nor used by the program, and, under certain conditions, a reference may be made without the reference bit being set to one. Under certain unusual circumstances, a reference bit may be set to zero by other than explicit program action.

Change Recording

Change recording provides information as to which pages have to be saved in auxiliary storage when they are replaced in main storage. Change recording uses the change bit, bit 6 of the storage key.

The change bit is set to one each time a store access causes the contents in the corresponding storage block to be changed. A store access that does not change the contents of storage may or may not set the change bit to one.

The change bit is not set to one for an attempt to store if the access is prohibited. In particular:

- 1. For the CPU, a store access is prohibited whenever an access exception exists for that access, or whenever an exception exists which is of higher priority than the priority of an access exception for that access.
- 2. For the channel subsystem, a store access is prohibited whenever а key-controlledprotection violation exists for that access.

Change recording is always active and takes place for all store accesses to storage, including those made by any CPU, any operator facility, or the channel subsystem. It takes place for implicit references made by the machine, such as those which are part of interruptions.

Change recording does not take place for the operands of the following instructions since they directly modify a storage key without modifying a storage location:

- RESET REFERENCE BIT EXTENDED
- SET STORAGE KEY EXTENDED (change bit is set to a specified value)

Change bits which have been changed from zeros to ones are not necessarily restored to zeros on CPU retry (see "CPU Retry" on page 11-2). See "Exceptions to Nullification and Suppression" on page 5-22 for a description of the handling of the change bit in certain unusual situations.

Prefixing

Prefixing provides the ability to assign the range of real addresses 0-8191 to a different block in absolute storage for each CPU, thus permitting more than one CPU sharing main storage to operate concurrently with a minimum of interference, especially in the processing of interruptions.

Prefixing causes real addresses in the range 0-8191 to correspond one-for-one to the block of 8K-byte absolute addresses (the prefix area) identified by the value in bit positions 0-50 of the prefix register for the CPU, and the block of real addresses identified by that value in the prefix register to correspond one-for-one to absolute addresses 0-8191. The remaining real addresses are the same as the corresponding absolute addresses. This transformation allows each CPU to access all of main storage, including the first 8K bytes and the locations designated by the prefix registers of other CPUs.

The relationship between real and absolute addresses is graphically depicted in Figure 3-5 on page 3-16.

The prefix is a 51-bit quantity contained in bit positions 0-50 of the prefix register. The register has the following format:



Bits 0-32 of the register are always all zeros. Bits 33-50 of the register can be set and inspected by the privileged instructions SET PREFIX and STORE PREFIX, respectively.

SET PREFIX sets bits 33-50 of the prefix register with the value in bit positions 1-18 of a word in storage, and it ignores the contents of bit positions 0 and 19-31 of the word. STORE PREFIX stores the value in bit positions 33-50 of the prefix register in bit positions 1-18 of a word in storage, and it stores zeros in bit positions 0 and 19-31 of the word.


When the contents of the prefix register are changed, the change is effective for the next sequential instruction.

When prefixing is applied, the real address is transformed into an absolute address by using one of the following rules, depending on bits 0-50 of the real address:

- 1. Bits 0-50 of the address, if all zeros, are replaced with bits 0-50 of the prefix.
- 2. Bits 0-50 of the address, if equal to bits 0-50 of the prefix, are replaced with zeros.
- Bits 0-50 of the address, if not all zeros and not equal to bits 0-50 of the prefix, remain unchanged.

Only the address presented to storage is translated by prefixing. The contents of the source of the address remain unchanged.

The distinction between real and absolute addresses is made even when the prefix register contains all zeros, in which case a real address and its corresponding absolute address are identical.



- (1) Real addresses in which bits 0-50 are equal to bits 0-50 of the prefix for this CPU (A or B).
- (2) Absolute addresses of the block that contains for this CPU (A or B) the real locations 0-8191.

Figure 3-5. Relationship between Real and Absolute Addresses

Address Spaces

An address space is a consecutive sequence of integer numbers (virtual addresses), together with the specific transformation parameters which allow each number to be associated with a byte location in storage. The sequence starts at zero and proceeds left to right.

When a virtual address is used by a CPU to access main storage, it is first converted, by means of dynamic address translation (DAT), to a real address, and then, by means of prefixing, to an absolute address. DAT may use from five to two levels of tables (region first table, region second table, region third table, segment table, and page table) as transformation parameters. The designation (origin and length) of the highestlevel table for a specific address space is called an address-space-control element, and it is found for use by DAT in a control register or as specified by an access register. Alternatively, the addressspace-control element for an address space may be a real-space designation, which indicates that DAT is to translate the virtual address simply by treating it as a real address and without using any tables.

DAT uses, at different times, the address-space-control elements in different control registers or specified by the access registers. The choice is determined by the translation mode specified in the current PSW. Four translation modes are available: primary-space mode, secondary-space mode, access-register mode, and home-space mode. Different address spaces are addressable depending on the translation mode.

At any instant when the CPU is in the primary-space mode or secondary-space mode, the CPU can translate virtual addresses belonging to two address spaces—the primary address space and the secondary address space. At any instant when the CPU is in the access-register mode, it can translate virtual addresses of up to 16 address spaces—the primary address space and up to 15 AR-specified address spaces. At any instant when the CPU is in the home-space mode, it can translate virtual addresses of the home address space.

The primary address space is identified as such because it consists of primary virtual addresses, which are translated by means of the primary address-space-control element (ASCE). Similarly, the secondary address space consists of secondary virtual addresses translated by means of the secondary ASCE, the AR-specified address spaces consist of AR-specified virtual addresses translated by means of AR-specified ASCEs, and the home address space consists of home virtual addresses translated by means of the home ASCE. The primary and secondary ASCEs are in control registers 1 and 7, respectively. AR-specified ASCEs are in control registers 1 and 7 and in table entries called ASN-second-table entries. The home ASCE is in control register 13.

Changing to Different Address Spaces

A program can cause different address spaces to be addressable by using the semiprivileged SET ADDRESS SPACE CONTROL or SET ADDRESS SPACE CONTROL FAST instruction to change the translation mode to the primary-space mode, secondary-space mode, access-register mode, or home-space mode. However, SET ADDRESS SPACE CONTROL and SET ADDRESS SPACE CONTROL FAST can set the home-space mode only in the supervisor state. The program can cause still other address spaces to be addressable by using other semiprivileged instructions to change the address-space-control elements in control registers 1 and 7 and by using unprivileged instructions to change the contents of the access registers. Only the privileged LOAD CONTROL instruction is available for changing the home address-space-control element in control register 13.

Address-Space Number

An address space may be assigned an address-space number (ASN) by the control program. The ASN designates, within a two-level table structure in main storage, an ASN-second-table entry containing information about the address space. If the ASN-second-table entry is marked as valid, it contains the address-space-control element that defines the address space.


Under certain circumstances, the semiprivileged instructions which place a new address-space-control element in control register 1 or 7 fetch this element from an ASN-second-table entry. Some of these instructions use an ASN-translation

mechanism which, given an ASN, can locate the designated ASN-second-table entry.

The 16-bit unsigned binary format of the ASN permits 64K unique ASNs.

The ASNs for the primary and secondary address spaces are assigned positions in control registers. The ASN for the primary address space, called the primary ASN, is assigned bits 48-63 in control register 4, and that for the secondary address space, called the secondary ASN, is assigned bits 48-63 in control register 3. The registers have the following formats:

Control Register 4



Control Register 3



A semiprivileged instruction that loads the primary or secondary address-space-control element into the appropriate control register also loads the corresponding ASN into the appropriate control register.

The ASN for the home address space is not assigned a position in a control register.

An access register containing the value 0 or 1 specifies the primary or secondary address space, respectively: and the address-space-control element specified by the access register is in control register 1 or 7, respectively. An access register containing any other value designates an entry in a table called an access list. The designated access-list entry contains the real address of an ASN-second-table entry for the address space specified by the access register. address-space-control element specified by the access register is in the ASN-second-table entry. Translating the contents of an access register to obtain an address-space-control element for use by DAT does not involve the use of an ASN.

Note: Virtual storage consisting of byte locations ordered according to their virtual addresses in an address space is usually referred to as "storage."

Programming Note: Because an ASN-second-table entry is located from an access-list entry by means of its address instead of by means of its ASN, the ASN-second-table entries designated by access-list entries can be "pseudo" ASN-second-table entries, that is, entries which are not in the two-level structure able to be indexed by means of the ASN-translation process. The number of unique pseudo ASN-second-table entries can be greater than the number of unique ASNs and is limited only by the amount of storage available to be occupied by the ASN-second-table entries. Thus, in a sense, there is no limit on the number of possible address spaces.

ASN Translation

ASN translation is the process of translating a 16-bit ASN to locate the ASN-second-table entry designated by the ASN. ASN translation is performed as part of PROGRAM TRANSFER with space switching (PT-ss) and SET SECONDARY ASN with space switching (SSAR-ss), and it may be performed as part of LOAD ADDRESS SPACE PARAMETERS. For PT-ss, the ASN which is translated replaces the primary ASN in control register 4. For SSAR-ss, the ASN which is translated replaces the secondary ASN in control register 3. These two translation processes are called primary ASN translation and secondary ASN translation, respectively, and both can occur for LOAD ADDRESS SPACE PARAMETERS. The ASN-translation process is the same for both primary and secondary ASN translation; only the uses of the results of the process are different.

ASN translation may also be performed as part of PROGRAM RETURN. Primary ASN translation is performed as part of PROGRAM RETURN with space switching (PR-ss). Secondary ASN translation is performed if the secondary ASN restored by PROGRAM RETURN (PR-ss or PROGRAM RETURN to current primary) does not equal the primary ASN restored by PROGRAM RETURN.

PROGRAM CALL with space switching (PC-ss) performs the equivalent of primary ASN translation by obtaining a primary ASN and the address of the corresponding ASN-second-table entry from an entry-table entry.

The ASN-translation process uses two tables, the ASN first table and the ASN second table. They are used to locate the ASN-second-table entry and a third table, the authority table, which is used when ASN authorization is performed.

For the purposes of this translation, the 16-bit ASN is considered to consist of two parts: the ASN-first-table index (AFX) is the leftmost 10 bits of the ASN, and the ASN-second-table index (ASX) is the six rightmost bits. The ASN has the following format:

ASN

	AFX	ASX	
0		10	 15

The AFX is used to select an entry from the ASN first table. The origin of the ASN first table is designated by the ASN-first-table origin in control register 14. The ASN-first-table entry contains the origin of the ASN second table. The ASX is used to select an entry from the ASN second table.

As a result of primary ASN translation and during the operation of PROGRAM CALL with space switching, the address of the located ASN-second-table entry (ASTE) is placed in control register 5 as the new primary-ASTE origin (PASTEO).

ASN-Translation Controls

ASN translation is controlled bγ ASN-translation-control bit and the ASN-first-table origin, both of which reside in control register 14.

Control Register 14



ASN-Translation Control (T): Bit 44 of control register 14 is the ASN-translation-control bit. This bit provides a mechanism whereby the control program can indicate whether ASN translation can occur while a particular program is being executed, and also whether the execution of PROGRAM CALL with space switching is allowed. Bit 44 must be one to allow completion of these instructions:

- LOAD ADDRESS SPACE PARAMETERS
- PROGRAM CALL with space switching

- PROGRAM RETURN with space switching or when the restored SASN does not equal the restored PASN
- PROGRAM TRANSFER with space switching
- SET SECONDARY ASN

Otherwise, a special-operation exception is recognized. The ASN-translation-control bit is examined in both the problem and the supervisor states.

ASN-First-Table Origin (AFTO): Bits 45-63 of control register 14, with 12 zeros appended on the right, form a 31-bit real address that designates the beginning of the ASN first table.

ASN-Translation Tables

The ASN-translation process consists in a two-level lookup using two tables: an ASN first table and an ASN second table. These tables reside in real storage.

ASN-First-Table Entries

An entry in the ASN first table has the following format:




The fields in the entry are allocated as follows:


AFX-Invalid Bit (I): Bit 0 controls whether the ASN second table associated with the ASN-first-table entry is available. When bit 0 is zero, ASN translation proceeds by using the designated ASN second table. When the bit is one, the ASN translation cannot continue.


ASN-Second-Table Origin (ASTO): Bits 1-25, with six zeros appended on the right, are used to form a 31-bit real address that designates the beginning of the ASN second table.

ASN-Second-Table Entries


The ASN-second-table entry has a length of 64 bytes, with only the first 32 bytes currently in use. Bytes 0-31 of the entry have the following format:














The fields in bytes 0-31 of the ASN-second-table entry are allocated as follows. Only the fields that are used in or as a result of ASN translation or PROGRAM CALL with space switching are described in detail.

ASX-Invalid Bit (I): Bit 0 controls whether the address space associated with the ASN-second-table entry is available. When bit 0 is zero, ASN translation proceeds. When the bit is one, the ASN translation cannot continue.

Authority-Table Origin (ATO): Bits 1-29, with two zeros appended on the right, are used to form a 31-bit real address that designates the beginning of the authority table.

Base-Space Bit (B): Bit 31 specifies, when one, that the address space associated with the ASN-second-table entry is the base space of a subspace group. Bit 31 is further described in "Subspace-Group ASN-Second-Table Entries" on page 5-57.

Authorization Index (AX): Bits 32-47 are used in ASN authorization as an index to locate the authority bits in the authority table. The AX field is used as a result of primary ASN translation by PROGRAM RETURN and PROGRAM TRANSFER and, possibly, LOAD ADDRESS SPACE PARAMETERS. It is also used by PROGRAM CALL with space switching. The AX field is ignored after secondary ASN translation.

Authority-Table Length (ATL): Bits 48-59 specify the length of the authority table in units of four bytes, thus making the authority table variable in multiples of 16 entries. The length of the authority table, in units of four bytes, is one more than the ATL value. The contents of the ATL field are used to establish whether the entry designated by a particular AX falls within the authority table.

Address-Space-Control Element (ASCE): Bits 64-127 are an eight-byte address-space-control element (ASCE) that may be a region-table designation (RTD), a segment-table designation (STD), or a real-space designation (RSD). (The term "region-table designation" is used to mean a region-first-table designation, region-second-table designation, or region-third-table designation.) The ASCE field is used as a result of ASN translation or in PROGRAM CALL with space switching to replace the primary ASCE (PASCE) or the secondary ASCE (SASCE). For PROGRAM CALL with space switching, the ASCE field replaces the PASCE, bits 0-63 of control register 1. For SET SECONDARY ASN, the ASCE field replaces the SASCE, bits 0-63 of control register 7. Each of these actions may occur independently for LOAD **SPACE** PARAMETERS. ADDRESS PROGRAM TRANSFER, the ASCE field replaces both the PASCE and the SASCE. For PROGRAM RETURN, as a result of primary ASN translation, the ASCE field replaces the PASCE, and, as a result of secondary ASN translation, the ASCE field replaces the SASCE. The contents of the entire ASCE field are placed in the appropriate control registers without being inspected for validity.

The subspace-group-control bit (G), bit 118 of the ASCE field, indicates, when one, that the ASCE specifies an address space that is the base space or a subspace of a subspace group. The bit is further described in "Subspace-Group ASN-Second-Table Entries" on page 5-57.

Bit 121 (X) of the ASCE field is the space-switchevent-control bit. When, in the space-switching operations of PROGRAM CALL, PROGRAM RETURN, and PROGRAM TRANSFER, this bit is one in control register 1 either before or after the execution of the instruction, a program interruption for a space-switch event occurs after the execution of the instruction is completed. A spaceswitch-event program interruption also occurs after the completion of a SET ADDRESS SPACE CONTROL, SET ADDRESS SPACE CONTROL FAST, or RESUME PROGRAM instruction that changes the translation mode either to or from the home-space mode when this bit is one in either control register 1 or control register 13. When, in LOAD ADDRESS SPACE PARAMETERS, this bit is one during primary ASN translation, this fact is indicated by the condition code.

The real-space-control bit (R), bit 122 of the ASCE field, indicates, when zero, that the ASCE is a region-table or segment-table designation or, when one, that the ASCE is a real-space designation.

When bit 122 is zero, the designation-type-control bits (DT), bits 124 and 125 of the ASCE field, indicate the designation type of the ASCE. A value 11, 10, 01, or 00 binary of bits 124 and 125 indicates a region-first-table designation, region-second-table designation, region-third-table designation, or segment-table designation, respectively.

The other fields in the ASCE (RTO, STO, P, S, TL, and RSTKO) are described in "Control Register 1" on page 3-29.

The linkage-table-designation (LTD) field in the ASN-second-table entry is described in "PC-Number Translation Control" on page 5-29. The access-list-designation (ALD) field and the

ASTE-sequence-number (ASTESN) field are described in "ASN-Second-Table Entries" on page 5-47. Bits 224-255 in the ASN-second-table entry are available for use by programming.

Programming Note: All unused fields in the ASN-second-table entry, including the unused fields in bytes 0-31 and all of bytes 32-63, should be set to zeros. These fields are reserved for future extensions, and programs which place nonzero values in these fields may not operate compatibly on future machines.

ASN-Translation Process

This section describes the ASN-translation process as it is performed during the execution of the space-switching forms of PROGRAM RETURN, PROGRAM TRANSFER, and SET SECONDARY ASN, and also in PROGRAM RETURN when the restored secondary ASN does not equal the restored primary ASN. ASN translation for LOAD ADDRESS SPACE PARAMETERS is the same, except that AFX-translation and ASX-translation exceptions do not occur; such conditions are instead indicated by the condition

code. Translation of an ASN is performed by means of two tables, an ASN first table and an ASN second table, both of which reside in main storage.


The ASN first index is used to select an entry from the ASN first table. This entry designates the ASN second table to be used.

The ASN second index is used to select an entry from the ASN second table.

If the I bit is one in either the ASN-first-table entry or ASN-second-table entry, the entry is invalid, and the ASN-translation process cannot be completed. An AFX-translation exception or ASX-translation exception is recognized.

Whenever access to main storage is made during the ASN-translation process for the purpose of fetching an entry from an ASN first table or ASN second table, key-controlled protection does not apply.

The ASN-translation process is shown in Figure 3-6 on page 3-22.



R: Address is real

*: Last 48 bytes of ASTE are not shown

Figure 3-6. ASN Translation

ASN-First-Table Lookup

The AFX portion of the ASN, in conjunction with the ASN-first-table origin, is used to select an entry from the ASN first table.

The 31-bit real address of the ASN-first-table entry is obtained by appending 12 zeros on the right to the AFT origin contained in bit positions 45-63 of control register 14 and adding the AFX portion with two rightmost and 19 leftmost zeros appended. This addition cannot cause a carry into bit position 0. The 31-bit address is formed and used regardless of whether the current PSW specifies the 24-bit, 31-bit, or 64-bit addressing mode.

All four bytes of the ASN-first-table entry appear to be fetched concurrently as observed by other CPUs. The fetch access is not subject to protection. When the storage address which is generated for fetching the ASN-first-table entry designates a location which is not available in the configuration, an addressing exception is recognized, and the operation is suppressed.

Bit 0 of the four-byte AFT entry specifies whether the corresponding AST is available. If this bit is one, an AFX-translation exception is recognized. The entry fetched from the AFT is used to access the AST.

ASN-Second-Table Lookup

The ASX portion of the ASN, in conjunction with the ASN-second-table origin contained in the ASN-first-table entry, is used to select an entry from the ASN second table.

The 31-bit real address of the ASN-second-table entry is obtained by appending six zeros on the right to bits 1-25 of the ASN-first-table entry and adding the ASX with six rightmost and 19 leftmost zeros appended. When a carry into bit position 0 occurs during the addition, an addressing exception may be recognized, or the carry may be ignored, causing the table to wrap from 2³¹ - 1 to zero. The 31-bit address is formed and used regardless of whether the current PSW specifies the 24-bit, 31-bit, or 64-bit addressing mode.

The fetch of the 64 bytes of the ASN-second-table entry appears to be word concurrent as observed by other CPUs, with the leftmost word fetched first. The order in which the remaining 15 words are fetched is unpredictable. The fetch access is not subject to protection. When the storage address which is generated for fetching the ASN-second-table entry designates a location which is not available in the configuration, an addressing exception is recognized, and the operation is suppressed.

Bit 0 of the ASN-second-table entry specifies whether the address space is accessible. If this bit is one, an ASX-translation exception is recognized.

Recognition of Exceptions during ASN Translation

The exceptions which can be encountered during the ASN-translation process are collectively referred to as ASN-translation exceptions. A list of these exceptions and their priorities is given in Chapter 6, "Interruptions."

ASN Authorization

ASN authorization is the process of testing whether the program associated with the current authorization index is permitted to establish a particular address space. The ASN authorization is performed as part of PROGRAM TRANSFER with space switching (PT-ss) and SET SECONDARY

ASN with space switching (SSAR-ss) and may be performed as part of LOAD ADDRESS SPACE PARAMETERS. ASN authorization is performed after the ASN-translation process for these instructions.

ASN authorization is also performed as part of PROGRAM RETURN when the restored secondary ASN does not equal the restored primary ASN. ASN authorization of the restored secondary ASN is performed after ASN translation of the restored secondary ASN.

When performed as part of PT-ss, the ASN authorization tests whether the ASN can be established as the primary ASN and is called primary-ASN authorization. When performed as part of LOAD ADDRESS SPACE PARAMETERS, PROGRAM RETURN, or SSAR-ss, the ASN authorization tests whether the ASN can be established as the secondary ASN and is called secondary-ASN authorization.


The ASN authorization is performed by means of an authority table in real storage which is designated by the authority-table-origin and authoritytable-length fields in the ASN-second-table entry.

ASN-Authorization Controls

ASN authorization uses the authority-table origin and the authority-table length from the ASN-second-table entry, together with an authorization index.

Control Register 4


For PT-ss and SSAR-ss, the current contents of control register 4 include the authorization index. For LOAD ADDRESS SPACE PARAMETERS and PROGRAM RETURN, the value which will become the new contents of control register 4 is used. The register has the following format:



Authorization Index (AX): Bits 32-47 of control register 4 are used as an index to locate the authority bits in the authority table.

ASN-Second-Table Entry

The ASN-second-table entry which is fetched as part of the ASN translation process contains information which is used to designate the authority table. An entry in the ASN second table has the following format:



Authority-Table Origin (ATO): Bits 1-29, with two zeros appended on the right, are used to form a 31-bit real address that designates the beginning of the authority table.

Authority-Table Length (ATL): Bits 48-59 specify the length of the authority table in units of four bytes, thus making the authority table variable in multiples of 16 entries. The length of the authority table, in units of four bytes, is equal to one more than the ATL value. The contents of the length field are used to establish whether the entry designated by the authorization index falls within the authority table.

Authority-Table Entries

The authority table consists of entries of two bits each; accordingly, each byte of the authority table contains four entries in the following format:

The fields are allocated as follows:

Primary Authority (P): The left bit of an authority-table entry controls whether the program with the authorization index corresponding to the entry is permitted to establish the address space as a primary address space. If the P bit is one,

the establishment is permitted. If the P bit is zero, the establishment is not permitted.

Secondary Authority (S): The right bit of an authority-table entry controls whether the program with the corresponding authorization index is permitted to establish the address space as a secondary address space. If the S bit is one, the establishment is permitted. If the S bit is zero, the establishment is not permitted.

The authority table is also used in the extendedauthorization process, as part of access-register translation. Extended authorization is described in "Authorizing the Use of the Access-List Entry" on page 5-52.

ASN-Authorization Process

This section describes the ASN-authorization process as it is performed during the execution of PROGRAM TRANSFER with space switching and SET SECONDARY ASN with space switching. For these two instructions, the ASN-authorization process is performed by using the authorization index currently in control register 4. Secondary authorization for PROGRAM RETURN, when the restored secondary ASN does not equal the restored primary ASN, and for LOAD ADDRESS SPACE PARAMETERS is the same, except that the value which will become the new contents of control register 4 is used for the authorization Also, for LOAD ADDRESS SPACE PARAMETERS, a secondary-authority exception does not occur. Instead, such a condition is indicated by the condition code.

The ASN-authorization process is performed by using the authorization index, in conjunction with the authority-table origin and length from the AST entry, to select an authority-table entry. The entry is fetched, and either the primary- or secondary-authority bit is examined, depending on whether the primary- or secondary-ASN-authorization process is being performed. The ASN-authorization process is shown in Figure 3-7 on page 3-25.




Figure 3-7. ASN Authorization

Authority-Table Lookup

The authorization index, in conjunction with the authority-table origin contained in the ASN-second-table entry, is used to select an entry from the authority table.

The authorization index is contained in bit positions 32-47 of control register 4.

Bit positions 1-29 of the AST entry contain the leftmost 29 bits of the 31-bit real address of the authority table (ATO), and bit positions 48-59 contain the length of the authority table (ATL).

The 31-bit real address of a byte in the authority table is obtained by appending two zeros on the right to the authority-table origin and adding the 14 leftmost bits of the authorization index with 17

zeros appended on the left. When a carry into bit position 0 occurs during the addition, an addressing exception may be recognized, or the carry may be ignored, causing the table to wrap from 2³¹ - 1 to zero. The 31-bit address is formed and used regardless of whether the current PSW specifies the 24-bit, 31-bit, or 64-bit addressing mode.

As part of the authority-table-entry-lookup process, bits 0-11 of the authorization index are compared against the authority-table length. If the compared portion is greater than the authority-table length, a primary-authority exception or secondary-authority exception is recognized for PT-ss or SSAR-ss, respectively. For LOAD ADDRESS SPACE PARAMETERS, when the authority-table length is exceeded, condition code 2 is set.

The fetch access to the byte in the authority table is not subject to protection. When the storage address which is generated for fetching the byte designates a location which is not available in the configuration, an addressing exception is recognized, and the operation is suppressed.

The byte contains four authority-table entries of two bits each. The rightmost two bits of the authorization index, bits 46 and 47 of control register 4, are used to select one of the four entries. The left or right bit of the entry is then tested, depending on whether the authorization test is for a primary ASN or a secondary ASN. The following table shows the bit which is selected from the byte as a function of bits 46 and 47 of the authorization index and the instruction PT-ss, SSAR-ss, PROGRAM RETURN, or LOAD ADDRESS SPACE PARAMETERS.

Authorization-		Bit Selected from Authority-Table Byte for Test		
Index Bits 46 47		P Bit (PT-ss)	S Bit (SSAR-ss, PR, or LASP)	
0	0	0	1	
0	1	2	3	
1	0	4	5	
1	1	6	7	

If the selected bit is one, the ASN is authorized, and the appropriate fields in the AST entry are loaded into the appropriate control registers. If the selected bit is zero, the ASN is not authorized, and a primary-authority exception is recognized for PT-ss or a secondary-authority exception is recognized for SSAR-ss or PROGRAM RETURN. For LOAD ADDRESS SPACE PARAMETERS, when the ASN is not authorized, condition code 2 is set.

Recognition of Exceptions during ASN Authorization

The exceptions which can be encountered during the primary- and secondary-ASN-authorization processes and their priorities are described in the definitions of the instructions in which ASN authorization is performed.

Programming Note: The primary- and secondary-authority exceptions cause nullification

in order to permit dynamic modification of the authority table. Thus, when an address space is created or "swapped in," the authority table can first be set to all zeros and the appropriate authority bits set to one only when required.

Dynamic Address Translation

Dynamic address translation (DAT) provides the ability to interrupt the execution of a program at an arbitrary moment, record it and its data in auxiliary storage, such as a direct-access storage device, and at a later time return the program and the data to different main-storage locations for resumption of execution. The transfer of the program and its data between main and auxiliary storage may be performed piecemeal, and the return of the information to main storage may take place in response to an attempt by the CPU to access it at the time it is needed for execution. These functions may be performed without change or inspection of the program and its data, do not require any explicit programming convention for the relocated program, and do not disturb the execution of the program except for the time delay involved.

With appropriate support by an operating system, the dynamic-address-translation facility may be used to provide to a user a system wherein storage appears to be larger than the main storage which is available in the configuration. This apparent main storage is referred to as virtual storage, and the addresses used to designate locations in the virtual storage are referred to as virtual addresses. The virtual storage of a user may far exceed the size of the main storage which is available in the configuration and normally is maintained in auxiliary storage. The virtual storage is considered to be composed of blocks of addresses, called pages. Only the most recently referred-to pages of the virtual storage are assigned to occupy blocks of physical main storage. As the user refers to pages of virtual storage that do not appear in main storage, they are brought in to replace pages in main storage that are less likely to be needed. The swapping of pages of storage may be performed by the operating system without the user's knowledge.

The sequence of virtual addresses associated with a virtual storage is called an address space. With appropriate support by an operating system, the dynamic-address-translation facility may be used to provide a number of address spaces. These address spaces may be used to provide degrees of isolation between users. Such support can consist of a completely different address space for each user, thus providing complete isolation, or a shared area may be provided by mapping a portion of each address space to a single common Also, instructions are provided storage area. which permit a semiprivileged program to access more than one such address space. Dynamic address translation provides for the translation of virtual addresses from multiple different address spaces without requiring that the translation parameters in the control registers be changed. These address spaces are called the primary address space, secondary address space, and AR-specified address spaces. A privileged program can also cause the home address space to be accessed.

In the process of replacing blocks of main storage by new information from an external medium, it must be determined which block to replace and whether the block being replaced should be recorded and preserved in auxiliary storage. To aid in this decision process, a reference bit and a change bit are associated with the storage key.

Dynamic address translation may be specified for instruction and data addresses generated by the CPU but is not available for the addressing of data and of CCWs and IDAWs in I/O operations. The CCW-indirect-data-addressing facility is provided to aid I/O operations in a virtual-storage environment.


Address computation can be carried out in the 24-bit, 31-bit, or 64-bit addressing mode. When address computation is performed in the 24-bit or 31-bit addressing mode, 40 or 33 zeros, respectively, are appended on the left to form a 64-bit address. Therefore, the resultant logical address is always 64 bits in length. The real address that is formed by dynamic address translation, and the absolute address that is then formed by prefixing, are always 64 bits in length.

Dynamic address translation is the process of translating a virtual address during a storage reference into the corresponding real address. The virtual address may be a primary virtual address, secondary virtual address, AR-specified virtual address, or home virtual address. These

addresses are translated by means of the primary, the secondary, an AR-specified, or the home address-space-control element, respectively. After selection of the appropriate address-space-control element, the translation process is the same for all of the four types of virtual address. An addressspace-control element may be a segment-table designation specifying a 2G-byte address space, a region-table designation specifying a 4T-byte, 8P-byte, or 16E-byte space, or a real-space designation specifying a 16E-byte space. (The letters K, M, G, T, P, and E represent kilo, 210, mega, 220, giga, 230, tera, 240, peta, 250, and exa, 260, respectively.) A segment-table designation or region-table designation causes translation to be performed by means of tables established by the operating system in real or absolute storage. A real-space designation causes the virtual address simply to be treated as a real address, without the use of tables in storage.

In the process of translation when using a segment-table designation or a region-table designation, three types of units of information are recognized—regions, segments, and pages. A region is a block of sequential virtual addresses spanning 2G bytes and beginning at a 2G-byte boundary. A segment is a block of sequential virtual addresses spanning 1M bytes and beginning at a 1M-byte boundary. A page is a block of sequential virtual addresses spanning 4K bytes and beginning at a 4K-byte boundary.

The virtual address, accordingly, is divided into four principal fields. Bits 0-32 are called the region index (RX), bits 33-43 are called the segment index (SX), bits 44-51 are called the page index (PX), and bits 52-63 are called the byte index (BX). The virtual address has the following format:



As determined by its address-space-control element, a virtual address space may be a 2G-byte space consisting of one region, or it may be up to a 16E-byte space consisting of up to 8G regions. The RX part of a virtual address applying to a 2G-byte address space must be all zeros; otherwise, an exception is recognized.

The RX part of a virtual address is itself divided into three fields. Bits 0-10 are called the region

first index (RFX), bits 11-21 are called the region second index (RSX), and bits 22-32 are called the region third index (RTX). Bits 0-32 of the virtual address have the following format:



A virtual address in which the RTX is the leftmost significant part (a 42-bit address) is capable of addressing 4T bytes (2K regions), one in which the RSX is the leftmost significant part (a 53-bit address) is capable of addressing 8P bytes (4M regions), and one in which the RFX is the leftmost significant part (a 64-bit address) is capable of addressing 16E bytes (8G regions).

A virtual address in which the RX is always zero can be translated into real addresses by means of two translation tables: a segment table and a page table. If the RX may be nonzero, from one to three additional translation tables are required, as follows. If the RFX may be nonzero, a region first table, region second table, and region third table are required. If the RFX is always zero but the RSX may be nonzero, a region second table and region third table are required. If the RFX and RSX are always zero but the RTX may be nonzero, a region third table is required. exception is recognized if the address-spacecontrol element for an address space does not designate the highest level of table (beginning with the region first table and continuing downward to the segment table) needed to translate a reference to the address space.

A region first table, region second table, or region third table is sometimes referred to simply as a region table. Similarly, a region-first-table designation, region-second-table designation, or region-third-table designation is sometimes referred to as a region-table designation.

The region, segment, and page tables reflect the current assignment of real storage. The assignment of real storage occurs in units of pages, the real locations being assigned contiguously within a page. The pages need not be adjacent in real storage even though assigned to a set of sequential virtual addresses.

To improve performance, translation normally is performed by means of table copies maintained in a special buffer called the translation-lookaside buffer (TLB). The TLB may also contain entries that provide the virtual-equals-real translation specified by a real-space designation.

Translation Control

Address translation is controlled by three bits in the PSW and by a set of bits referred to as the translation parameters. The translation parameters are in control registers 0, 1, 7, and 13. Additional controls are located in the translation tables.

Additional controls are provided as described in Chapter 5, "Program Execution." These controls determine whether the contents of each access register can be used to obtain an address-space-control element for use by DAT.

Translation Modes

The three bits in the PSW that control dynamic address translation are bit 5, the DAT-mode bit, and bits 16 and 17, the address-space-control bits. When the DAT-mode bit is zero, then DAT is off, and the CPU is in the real mode. When the DAT-mode bit is one, then DAT is on, and the CPU is in the translation mode designated by the address-space-control bits: 00 designates the primary-space mode, 01 designates the access-register mode, 10 designates the secondary-space mode, and 11 designates the home-space mode. The various modes are shown in Figure 3-8, along with the handling of addresses in each mode.

DCI	V В	:+			Handling of	Addresses
5		_	DAT	Mode	Instruction Addresses	Logical Addresses
0 0 0 0 1	0 0 1 1 0	0 1 0 1 0	Off Off Off Off On	Real mode Real mode	Real Real Real Primary virtual Primary virtual	Real Real Real Primary virtual AR-speci- fied
1	1	0	0n	Secondary-space mode	Primary virtual	virtual Secondary virtual
1	1	1	0n	Home-space mode	Home virtual	Home virtual

Figure 3-8. Translation Modes

Control Register 0

One bit is provided in control register 0 for use in controlling dynamic address translation. The bit is assigned as follows:




Secondary-Space Control (SS): Bit 37 of control register 0 is the secondary-space-control bit. When this bit is zero and execution of MOVE TO PRIMARY, MOVE TO SECONDARY, or SET ADDRESS SPACE CONTROL is attempted, a special-operation exception is recognized. When this bit is one, it indicates that the region table or segment table designated by the secondary address-space-control element is attached when the CPU is in the primary-space mode.

Control Register 1

Control register 1 contains the primary address-space-control element (PASCE). The register has one of the following two formats, depending on the real-space-control bit (R) in the register:

Primary Region-Table or Segment-Table Designation (R=0)



The fields in the primary address-space-control element are allocated as follows:

Primary Region-Table or Segment-Table Origin: Bits 0-51 of the primary region-table or segment-table designation in control register 1, with 12 zeros appended on the right, form a 64-bit address that designates the beginning of the primary region table or segment table. It is unpredictable whether the address is real or absolute. This table is called the primary region table or segment table since it is used to translate virtual addresses in the primary address space.

Primary Subspace-Group Control (G): Bit 54 of control register 1, when one, indicates that the address space specified by the PASCE is the base space or a subspace of a subspace group. When bit 54 is zero, the address space is not in a subspace group.

Primary Private-Space Control (P): If bit 55 of control register 1 is one, then (1) a one value of the common-segment bit in a translationlookaside-buffer (TLB) representation segment-table entry prevents the entry and the TLB page-table copy it designates from being used when translating references to the primary address space, even with a match between the table or token origin in control register 1 and the table origin in the TLB entry, (2) low-address protection and fetch-protection override do not apply to the primary address space; and (3) a translation-specification exception is recognized if a reference to the primary address space is translated by means of a segment-table entry in storage and the common-segment bit is one in the entry. Item 2 in the above list applies even when the contents of control register 1 are a real-space designation.

Programming Note: With respect to item 1 in the above list when the contents of control register 1 are a real-space designation, a one value of the common-segment bit in a TLB representation of a segment-table entry prevents the entry and the TLB page-table copy it designates from being used regardless of the value of the private-space control in the real-space designation.

Primary Storage-Alteration-Event Control (S):

When the storage-alteration-space control in control register 9 is one, bit 56 of control register 1 specifies, when one, that the primary address space is one for which storage-alteration events can occur. Bit 56 is examined when the PASCE is used to perform dynamic-address translation for a storage-operand store reference. Bit 56 is ignored when the storage-alteration-space control is zero.

Primary Space-Switch-Event Control (X): When bit 57 of control register 1 is one:

 A space-switch-event program interruption occurs when execution of the space-switching form of PROGRAM CALL (PC-ss), PROGRAM RETURN (PR-ss), or PROGRAM TRANSFER (PT-ss) is completed. The interruption occurs if bit 57 is one either before or after the operation.

- A space-switch-event program interruption occurs upon completion of a RESUME PROGRAM, SET ADDRESS SPACE CONTROL, or SET ADDRESS SPACE CONTROL FAST instruction that changes the address space from which instructions are fetched either to or from the home address space; that is, when instructions are fetched from the home address space either before or after the operation but not both before and after the operation.
- Condition code 3 is set by LOAD ADDRESS SPACE PARAMETERS.

Primary Real-Space Control (R): If bit 58 of control register 1 is zero, the register contains a region-table or segment-table designation. If bit 58 is one, the register contains a real-space designation. When bit 58 is one, a one value of the common-segment bit in a translation-lookaside-buffer (TLB) representation of a segment-table entry prevents the entry and the TLB page-table copy it designates from being used when translating references to the primary address space, even with a match between the token origin in control register 1 and the table origin in the TLB entry.

Primary Designation-Type Control (DT): When R is zero, the type of table designation in control register 1 is specified by bits 60 and 61 in the register, as follows:

Bits 60	
and 61	Designation Type
11	Region-first-table
10	Region-second-table
01	Region-third-table
00	Segment-table

When R is zero, bits 60 and 61 must be 11 binary when an attempt is made to use the PASCE to translate a virtual address in which the leftmost one bit is in bit positions 0-10 of the address. Similarly, bits 60 and 61 must be 11 or 10 binary when the leftmost one bit is in bit positions 11-21 of the address, and they must be 11, 10, or 01 binary when the leftmost one bit is in bit positions 22-32 of the address. Otherwise, an ASCE-type exception is recognized.

Primary Region-Table or Segment-Table Length (TL): Bits 62 and 63 of the primary region-table designation or segment-table designation in control register 1 specify the length of the primary region table or segment table in units of 4096 bytes, thus making the length of the region table or segment table variable in multiples of 512 entries. The length of the primary region table or segment table, in units of 4096 bytes, is one more than the TL value. The contents of the length field are used to establish whether the portion of the virtual address (RFX, RSX, RTX, or SX) to be translated by means of the table designates an entry that falls within the table.

Primary Real-Space Token Origin: Bits 0-51 of the primary real-space designation in control register 1, with 12 zeros appended on the right, form a 64-bit address that may be used in forming and using TLB entries that provide a virtual-equals-real translation for references to the primary address space. Although this address is used only as a token and is not used to perform a storage reference, it still must be a valid address; otherwise, an incorrect TLB entry may be used when the contents of control register 1 are used.

The following bits of control register 1 are not assigned and are ignored: bits 52, 53, and 59 if the register contains a region-table designation or segment-table designation, and bits 52, 53 and 59-63 if the register contains a real-space designation.

Control Register 7

Control register 7 contains the secondary addressspace-control element (SASCE). The register has one of the following two formats, depending on the real-space-control bit (R) in the register:

Secondary Region-Table or Segment-Table Designation (R=0) Secondary Region-Table PS G R or Segment-Table Origin DT TL 52 54 58 60 63 Secondary Real-Space Designation (R=1) Secondary Real-Space G P S Token Origin R 0 52 54 58 63

The secondary region-table origin, secondary segment-table origin, secondary subspace-group


control (G), secondary private-space control (P), secondary storage-alteration-event control (S), secondary real-space control (R), secondary designation-type control (DT), secondary region-table or segment-table length (TL), and secondary real-space token origin in control register 7 are defined the same as the fields in the same bit positions in control register 1, except that control register 7 applies to the secondary address space.

The following bits of control register 7 are not assigned and are ignored: bits 52, 53, 57, and 59 if the register contains a region-table designation or segment-table designation, and bits 52, 53, 57, and 59-63 if the register contains a real-space designation.


Control Register 13

Control register 13 contains the home addressspace-control element (HASCE). The register has one of the following two formats, depending on the real-space-control bit (R) in the register:

Home Region-Table or Segment-Table Designation (R=0)



Home Real-Space Designation (R=1)



Home Space-Switch-Event Control (X): When bit 57 of control register 13 is one, a space-switch-event program interruption occurs upon completion of a RESUME PROGRAM, SET ADDRESS SPACE CONTROL, or SET ADDRESS SPACE CONTROL FAST instruction that changes the address space from which instructions are fetched either to or from the home address space; that is, when instructions are fetched from the home address space either before or after the operation but not both before and after the operation.

The home region-table origin, home segment-table origin, home private-space control (P), home storage-alteration-event control (S), home real-

space control (R), home designation-type control (DT), home region-table or segment-table length (TL), and home real-space token origin in control register 13 are defined the same as the fields in the same bit positions in control register 1, except that control register 13 applies to the home address space.

The following bits of control register 13 are not assigned and are ignored: bits 52-54 and 59 if the register contains a region-table designation or segment-table designation, and bits 52-54 and 59-63 if the register contains a real-space designation.

Programming Notes:

- The validity of the information loaded into a control register, including that pertaining to dynamic address translation, is not checked at the time the register is loaded. This information is checked and the program exception, if any, is indicated at the time the information is used.
- 2. The information pertaining to dynamic address translation is considered to be used when an instruction is executed with DAT on or when INVALIDATE PAGE TABLE ENTRY, LOAD REAL ADDRESS, or STORE REAL ADDRESS is executed. The information is not considered to be used when the PSW specifies translation but an I/O, external, restart, or machine-check interruption occurs before an instruction is executed, or when the PSW specifies the wait state.

Translation Tables


When the address-space-control element (ASCE) used in a translation is a region-first-table designation, the translation process consists in a five-level lookup using five tables: a region first table, a region second table, a region third table a segment table, and a page table. These tables reside in real or absolute storage. When the ASCE is a region-second-table designation, region-third-table designation, or segment-table designation, the lookups in the levels of tables above the designated level are omitted, and the higher-level tables themselves are omitted.

Region-Table Entries

The term "region-table entry" means a region-firsttable entry, region-second-table entry, or regionthird-table entry.

The entries fetched from the region first table, region second table, and region third table have the following formats. The level (first, second, or third) of the table containing an entry is identified by the table-type (TT) bits in the entry.

Region-First-Table Entry (TT=11)



The fields in the three levels of region-table entries are allocated as follows:

52

56 58

60

63

Region-Third-Region-Second-Table Origin, Table Origin, and Segment-Table Origin: A region-first-table entry contains a region-secondtable origin. A region-second-table entry contains a region-third-table origin. A region-third-table entry contains a segment-table origin. The following description applies to each of the three Bits 0-51 of the entry, with 12 zeros appended on the right, form a 64-bit address that designates the beginning of the next-lower-level table. It is unpredictable whether the address is real or absolute.

Region-Second-Table Offset, Region-Third-Table Offset, and Segment-Table Offset (TF):

A region-first-table entry contains a region-secondtable offset. A region-second-table entry contains a region-third-table offset. A region-third-table entry contains a segment-table offset. The following description applies to each of the three offsets. Bits 56 and 57 of the entry specify the length of a portion of the next-lower-level table that is missing at the beginning of the table, that is, the bits specify the location of the first entry actually existing in the next-lower-level table. The bits specify the length of the missing portion in units of 4096 bytes, thus making the length of the missing portion variable in multiples of 512 entries. The length of the missing portion, in units of 4096 bytes, is equal to the TF value. The contents of the offset field, in conjunction with the length field, bits 62 and 63, are used to establish whether the portion of the virtual address (RSX, RTX, or SX) to be translated by means of the next-lower-level table designates an entry that actually exists in the table.

Region-Invalid Bit (I): Bit 58 in a region-firsttable entry or region-second-table entry controls whether the set of regions associated with the entry is available. Bit 58 in a region-third-table entry controls whether the single region associated with the entry is available. When bit 58 is zero, address translation proceeds by using the region-table entry. When the bit is one, the entry cannot be used for translation.

Table-Type Bits (TT): Bits 60 and 61 of the region-first-table entry, region-second-table entry, and region-third-table entry identify the level of the table containing the entry, as follows:

Bits 60	
and 61	Region-Table Level
11	First
10	Second
01	Third

Bits 60 and 61 must identify the correct table level, considering the type of table designation that is the address-space-control element being used in the translation and the number of table levels that have so far been used; otherwise, a translation-specification exception is recognized.

Region-Second-Table Length, Region-Third-Table Length, and Segment-Table Length (TL): A region-first-table entry contains a regionsecond-table length. A region-second-table entry contains a region-third-table length. A regionthird-table entry contains a segment-table length. The following description applies to each of the three lengths. Bits 62 and 63 of the entry specify the length of the next-lower-level table in units of 4096 bytes, thus making the length of the table variable in multiples of 512 entries. The length of the next-lower-level table, in units of 4096 bytes, is one more than the TL value. The contents of


0

the length field, in conjunction with the offset field, bits 56 and 57, are used to establish whether the portion of the virtual address (RSX, RTX, or SX) to be translated by means of the next-lower-level table designates an entry that actually exists in the table.

Segment-Table Entries

The entry fetched from the segment table has the following format:

Segment-Table Entry (TT=00)



The fields in the segment-table entry are allocated as follows:

Page-Table Origin: Bits 0-52, with 11 zeros appended on the right, form a 64-bit address that designates the beginning of a page table. It is unpredictable whether the address is real or absolute.

Page-Protection Bit (P): Bit 54 is treated as being ORed with the page-protection bit in each entry in the page table designated by this segment-table entry. Thus, when the bit is one, page protection applies to the entire segment specified by the segment-table entry.

Segment-Invalid Bit (I): Bit 58 controls whether the segment associated with the segment-table entry is available. When the bit is zero, address translation proceeds by using the segment-table entry. When the bit is one, the segment-table entry cannot be used for translation.

Common-Segment Bit (C): Bit 59 controls the use of the translation-lookaside-buffer (TLB) copies of the segment-table entry and of the page table which it designates. A zero identifies a private segment; in this case, the segment-table entry and the page table it designates may be used only in association with the segment-table origin that designates the segment table in which the segment-table entry resides. A one identifies a common segment; in this case, the segment-table entry and the page table it designates may continue to be used for translating addresses corresponding to the segment index, even though a

different segment table is specified. However, TLB copies of the segment-table entry and page table for a common segment are not usable if the private-space control, bit 55, is one in the address-space-control element used in the translation or if that address-space-control element is a real-space designation. The common-segment bit must be zero if the segment-table entry is fetched from storage during a translation when the private-space control is one in the address-space-control element being used; otherwise, a translation-specification exception is recognized.

Table-Type Bits (TT): Bits 60 and 61 of the segment-table entry are 00 binary to identify the level of the table containing the entry. The meanings of all possible values of bits 60 and 61 in a region-table entry or segment-table entry are as follows:

Bits 60	
and 61	Table Level
11	Region-First
10	Region-Second
01	Region-Third
00	Segment

Bits 60 and 61 must identify the correct table level, considering the type of table designation that is the address-space-control element being used in the translation and the number of table levels that have so far been used; otherwise, a translation-specification exception is recognized.

Bits 53, 55-57, 62, and 63 of the segment-table entry are reserved for possible future extensions.

Page-Table Entries

The entry fetched from the page table entry has the following format:

The fields in the page-table entry are allocated as follows:

Page-Frame Real Address (PFRA): Bits 0-51 provide the leftmost bits of a real storage address. When these bits are concatenated with the 12-bit byte-index field of the virtual address on the right, a 64-bit real address is obtained.

Page-Invalid Bit (I): Bit 53 controls whether the page associated with the page-table entry is available. When the bit is zero, address translation proceeds by using the page-table entry. When the bit is one, the page-table entry cannot be used for translation.

Page-Protection Bit (P): Bit 54 controls whether store accesses can be made in the page. This protection mechanism is in addition to the key-controlled-protection and low-addressprotection mechanisms. The bit has no effect on fetch accesses. If the bit is zero, stores are permitted to the page, subject to the page-protection bit in the segment-table entry used in the translation and to the other protection mechanisms. If the bit is one, stores are disallowed. An attempt to store when the page-protection bit is one causes a protection exception to be recognized. The page-protection bit in the segment-table entry is treated as being ORed with bit 54 when determining whether page protection applies to the page.

Bit positions 52 and 55 of the entry must contain zeros; otherwise, a translation-specification exception is recognized as part of the execution of an instruction using that entry for address translation. Bit positions 56-63 are not assigned and are ignored.

Translation Process

This section describes the translation process as it is performed implicitly before a virtual address is used to access main storage. Explicit translation, which is the process of translating the operand address of LOAD REAL ADDRESS, STORE REAL ADDRESS, and TEST PROTECTION, is the same, except that, for LOAD REAL ADDRESS and TEST PROTECTION, region-first-translation, region-second-translation, region-third-translation, segment-translation, page-translation and exceptions are not recognized; such conditions are instead indicated by the condition code. Translation of the operand address of LOAD REAL ADDRESS and STORE REAL ADDRESS also differs in that the CPU may be in the real mode.

Translation of a virtual address is controlled by the DAT-mode bit and address-space-control bits in the PSW and by the address-space-control ele-

ments (ASCEs) in control registers 1, 7, and 13 and as specified by the access registers. When the ASCE used in a translation is a region-firsttable designation, the translation is performed by means of a region first table, region second table, region third table, segment table, and page table, all of which reside in real or absolute storage. When the ASCE is a lower-level type of table designation (region-second-table designation, regiondesignation, segment-table third-table or designation) the translation is performed by means of only the table levels beginning with the designated level, and the virtual-address bits that would, if nonzero, require use of a higher level or levels of table must be all zeros; otherwise, an ASCE-type exception is recognized. When the ASCE is a real-space designation, the virtual address is treated as a real address, and table entries in real or absolute storage are not used.

The address-space-control element (ASCE) used for a particular address translation is called the effective ASCE. Accordingly, when a primary virtual address is translated, the contents of control register 1 are used as the effective ASCE. Similarly, for a secondary virtual address, the contents of control register 7 are used; for an AR-specified virtual address, the ASCE specified by the access register is used; and for a home virtual address, the contents of control register 13 are used.

When the real-space control in the effective ASCE is zero, the designation-type control in the ASCE specifies the table-designation type of the ASCE: region-first-table designation, region-second-table designation, region-third-table designation, or segment-table designation. The corresponding portion of the virtual address (region first index, region second index, region third index, or segment index) is checked against the tablelength field in the designation, and it is added to the origin in the designation to select an entry in the designated table. If the selected entry is outside its table, as determined by the table-length field in the designation, or if the I bit is one in the selected entry, a region-first-translation, regionregion-third-translation, second-translation, segment-translation exception is recognized, depending on the table level specified by the designation. If the table-type bits in the selected entry do not indicate the expected table level, a translation-specification exception is recognized.

The table entry selected by means of the effective ASCE designates the next-lower-level table to be used. If the current table is a region first table, region second table, or region third table, the next portion of the virtual address (region second index, region third index, or segment index, respectively) is checked against the table-offset and table-length fields in the current table entry, and it is added to the origin in the entry to select an entry in the next-lower-level table. selected entry in the next table is outside its table, as determined by the table-offset and table-length fields in the current table entry, or if the I bit is one in the selected entry, a region-second-translation, or segment-translation region-third-translation, exception is recognized, depending on the level of the next table. If the table-type bits in the selected entry do not indicate the expected table level, a translation-specification exception is recognized.

Processing of portions of the virtual address by means of successive table levels continues until a segment-table entry has been selected. This entry designates the page table to be used. The segment-table entry contains a page-protection bit that applies to all pages in the specified segment.

The page-index portion of the virtual address is added to the page-table origin in the segment-table entry to select an entry in the page table. If the I bit is one in the page-table entry, a page-

translation exception is recognized. The pagetable entry contains the leftmost bits of the real address that represents the translation of the virtual address, and it contains a page-protection bit that applies only to the page specified by the page-table entry.

The byte-index field of the virtual address is used unchanged as the rightmost bit positions of the real address.

In order to eliminate the delay associated with references to translation tables in real or absolute storage, the information fetched from the tables normally is also placed in a special buffer, the translation-lookaside buffer (TLB), and subsequent translations involving the same table entries may be performed by using the information recorded in the TLB. The TLB may also record virtual-equals-real translations related to a real-space designation. The operation of the TLB is described in "Translation-Lookaside Buffer" on page 3-42.

Whenever access to real or absolute storage is made during the address-translation process for the purpose of fetching an entry from a region table, segment table, or page table, key-controlled protection does not apply.

The translation process, including the effect of the TLB, is shown graphically in Figure 3-9 on page 3-36.






Figure 3-9 (Part 1 of 3). Translation Process



R/A: Address is real or absolute.

Figure 3-9 (Part 2 of 3). Translation Process



- Control register 1 provides the primary address-space-control element (ASCE) for translation of a primary virtual address, control register 7 provides the secondary ASCE for translation of a secondary virtual address, and control register 13 provides the home ASCE for translation of a home virtual address. An ASN-second-table entry provides an AR-specified (access-register-specified) ASCE for translation of an AR-specified virtual address.
- The portion of the virtual address to the left of the index selected by DT must be zero; otherwise, an ASCE-type exception is recognized. Bits θ and 1 of the index must be less than or equal to TL in the ASCE, and I in the selected table entry must be zero; otherwise, a region-first-translation, region-second-translation, region-third-translation or segment-translation exception is recognized, depending on the table level selected by DT. IT in the selected table entry must equal DT; otherwise, a translation-specification exception is recognized.
- Bits 0 and 1 of the next index must be equal to or greater than TF, and less than or equal to TL, in the current table entry, and I in the next selected table entry must be zero; otherwise, a region-second-translation, region-third-translation, or segment-translation exception is recognized, depending on the table level of the next selected entry. IT in the next selected entry must be one less than TT in the current entry; otherwise, a translation-specification exception is recognized.
- I in the page-table entry must be zero; otherwise, a page-translation exception is recognized. Bits 52 and 55 in the page-table entry must be zero; otherwise, a translation-specification exception is recognized.
- Information, which may include portions of the virtual address and the table origin or real-space token origin in the effective ASCE, is used to search the TLB.
- If a match exists, the page-frame real address from the TLB is used in forming the real address. If no match exists and the effective ASCE is a table designation, table entries in real or absolute storage are fetched. The resulting fetched entries are used to translate the address and, in conjunction with the search information, may be used to form entries in the TLB. If the effective ASCE is a real-space designation, a TLB entry that translates the virtual address to the equal real address may be formed.

Figure 3-9 (Part 3 of 3). Translation Process

Inspection of Real-Space Control

When the effective address-space-control element (ASCE) contains a real-space control, bit 58, having the value zero, the ASCE is a region-table or segment-table designation. When the real-space control is one, the ASCE is a real-space designation.

Inspection of Designation-Type Control

When the real-space control is zero, the designation-type control, bits 60 and 61 of the effective address-space-control element (ASCE), specifies the table-designation type of the ASCE. Depending on the type, some number of leftmost bits of the virtual address being translated must be zeros; otherwise, an ASCE-type exception is recognized. For each possible value of bits 60 and 61, the table-designation type and the virtual-address bits required to be zeros are as follows:

Bits 60 and 61	Designation Type	Virtual-Address Bits Required to Be Zeros
11	Region-first-table	None
10	Region-second-table	0-10
01	Region-third-table	0-21
00	Segment-table	0-32

Lookup in a Table Designated by an Address-Space-Control Element

The designation-type control, bits 60 and 61 of the effective address-space-control element (ASCE), specifies both the table-designation type of the ASCE and the portion of the virtual address that is to be translated by means of the designated table, as follows:

Bits 60 and 61	Designation Type	Virtual-Address Portion Translated by the Table
11	Region-first-table	Region first index (bits 0-10)
10	Region-second-table	Region second index (bits 11-21)
01	Region-third-table	Region third index (bits 22-32)
00	Segment-table	Segment index (bits 33-43)

When bits 60 and 61 have the value 11 binary, the region-first-index portion of the virtual address, in conjunction with the region-first-table origin contained in the ASCE, is used to select an entry from the region first table.

The 64-bit address of the region-first-table entry in real or absolute storage is obtained by appending 12 zeros to the right of bits 0-51 of the region-first-table designation and adding the region first index with three rightmost and 50 leftmost zeros appended. When a carry out of bit position 0 occurs during the addition, an addressing exception may be recognized, or the carry may be ignored, causing the table to wrap from 2⁶⁴ - 1 to zero. All 64 bits of the address are used, regardless of whether the current PSW specifies the 24-bit, 31-bit, or 64-bit addressing mode.

As part of the region-first-table-lookup process, bits 0 and 1 of the virtual address (which are bits 0 and 1 of the region first index) are compared against the table length, bits 62 and 63 of the region-first-table designation, to establish whether the addressed entry is within the region first table. If the value in the table-length field is less than the value in the corresponding bit positions of the virtual address, a region-first-translation exception is recognized. The comparison against the table length may be omitted if the equivalent of a region-first-table entry in the translation-lookaside buffer is used in the translation.

All eight bytes of the region-first-table entry appear to be fetched concurrently as observed by other CPUs. The fetch access is not subject to protection. When the storage address generated for fetching the region-first-table entry designates a location which is not available in the configuration, an addressing exception is recognized, and the unit of operation is suppressed.

Bit 58 of the entry fetched from the region first table specifies whether the corresponding set of regions is available. This bit is inspected, and, if it is one, a region-first-translation exception is recognized.

A translation-specification exception is recognized if the table-type bits, bits 60 and 61, in the region-first-table entry do not have the same value as bits 60 and 61 of the ASCE.

When no exceptions are recognized in the process of region-first-table lookup, the entry fetched from the region first table designates the beginning and specifies the offset and length of the corresponding region second table.

When bits 60 and 61 of the ASCE have the value 10 binary, the region-second-index portion of the virtual address, in conjunction with the regionsecond-table origin contained in the ASCE, is used to select an entry from the region second table. Bits 11 and 12 of the virtual address (which are bits 0 and 1 of the region second index) are compared against the table length in the ASCE. If the value in the table-length field is less than the value in the corresponding bit positions of the virtual address, a region-second-translation exception is recognized. The comparison against the table length may be omitted if the equivalent of a region-second-table entry in the translationlookaside buffer is used in the translation. The region-second-table-lookup process is otherwise the same as the region-first-table-lookup process. except that a region-second-translation exception is recognized if bit 58 is one in the region-secondtable entry. When no exceptions are recognized, the entry fetched from the region second table designates the beginning and specifies the offset and length of the corresponding region third table.

When bits 60 and 61 of the ASCE have the value 01 binary, the region-third-index portion of the virtual address, in conjunction with the region-third-table origin contained in the ASCE, is used to select an entry from the region third table. Bits 22 and 23 of the virtual address (which are bits 0 and 1 of the region third index) are compared against the table length in the ASCE. If the value in the table-length field is less than the value in the corresponding bit positions of the virtual address, a

region-third-translation exception is recognized. The comparison against the table length may be omitted if the equivalent of a region-third-table entry in the translation-lookaside buffer is used in the translation. The region-third-table-lookup process is otherwise the same as the region-first-table-lookup process, including the checking of the table-type bits in the region-third-table entry, except that a region-third-translation exception is recognized if bit 58 is one in the region-third-table entry. When no exceptions are recognized, the entry fetched from the region third table designates the beginning and specifies the offset and length of the corresponding segment table.

When bits 60 and 61 of the ASCE have the value 00 binary, the segment-index portion of the virtual address, in conjunction with the segment-table origin contained in the ASCE, is used to select an entry from the segment table. Bits 33 and 34 of the virtual address (which are bits 0 and 1 of the segment index) are compared against the table length in the ASCE. If the value in the tablelength field is less than the value in the corresponding bit positions of the virtual address, a segment-translation exception is recognized. The comparison against the table length may be omitted if the equivalent of a segment-table entry in the translation-lookaside buffer is used in the translation. A segment-translation exception is recognized if bit 58 is one in the segment-table A translation-specification exception is recognized if (1) the private-space control, bit 55, in the ASCE is one and (2) the common-segment bit, bit 59, in the entry fetched from the segment table is one. The segment-table-lookup process is otherwise the same as the region-first-table-lookup process, including the checking of the table-type bits in the segment-table entry. When no exceptions are recognized, the entry fetched from the segment table designates the beginning of the corresponding page table.

Lookup in a Table Designated by a Region-Table Entry

When the effective address-space-control element (ASCE) is a region-table designation, a region-table entry is selected as described in the preceding section. Then the contents of the selected entry and the next index portion of the virtual address are used to select an entry in the next-lower-level table, which may be another region table or a segment table.

When the table entry selected by means of the ASCE is a region-first-table entry, the region-second-index portion of the virtual address, in conjunction with the region-second-table origin contained in the region-first-table entry, is used to select an entry from the region second table.

The 64-bit address of the region-second-table entry in real or absolute storage is obtained by appending 12 zeros to the right of bits 0-51 of the region-first-table entry and adding the region second index with three rightmost and 50 leftmost zeros appended. When a carry out of bit position 0 occurs during the addition, an addressing exception may be recognized, or the carry may be ignored, causing the table to wrap from 2⁶⁴ - 1 to zero. All 64 bits of the address are used, regardless of whether the current PSW specifies the 24-bit, 31-bit, or 64-bit addressing mode.

As part of the region-second-table-lookup process, bits 11 and 12 of the virtual address (which are bits 0 and 1 of the region second index) are compared against the table offset, bits 56 and 57 of the region-first-table entry, and against the table length, bits 62 and 63 of the region-first-table entry, to establish whether the addressed entry is within the region second table. If the value in the table-offset field is greater than the value in the corresponding bit positions of the virtual address, or if the value in the table-length field is less than the value in the corresponding bit positions of the virtual address, a region-second-translation exception is recognized.

All eight bytes of the region-second-table entry appear to be fetched concurrently as observed by other CPUs. The fetch access is not subject to protection. When the storage address generated for fetching the region-second-table entry designates a location which is not available in the configuration, an addressing exception is recognized, and the unit of operation is suppressed.

Bit 58 of the entry fetched from the region second table specifies whether the corresponding set of regions is available. This bit is inspected, and, if it is one, a region-second-translation exception is recognized.

A translation-specification exception is recognized if the table-type bits, bits 60 and 61, in the region-second-table entry do not have a value that is one

less than the value of those bits in the nexthigher-level table.

When no exceptions are recognized in the process of region-second-table lookup, the entry fetched from the region second table designates the beginning and specifies the offset and length of the corresponding region third table.

When the table entry selected by means of the ASCE is a region-second-table entry, or if a region-second-table entry has been selected by means of the contents of a region-first-table entry, the region-third-index portion of the virtual address, in conjunction with the region-third-table origin contained in the region-second-table entry, is used to select an entry from the region third table. Bits 22 and 23 of the virtual address (which are bits 0 and 1 of the region third index) are compared against the table offset and table length in the region-second-table entry. A region-thirdtranslation exception is recognized if the table offset is greater than bits 22 and 23, if the table length is less than bits 22 and 23, or if bit 58 is one in the region-third-table entry. The regionthird-table-lookup process is otherwise the same region-second-table-lookup including the checking of the table-type bits in the region-third-table entry. When no exceptions are recognized, the entry fetched from the region third table designates the beginning and specifies the offset and length of the corresponding segment table.

When the table entry selected by means of the ASCE is a region-third-table entry, or if a regionthird-table entry has been selected by means of the contents of a region-second-table entry, the segment-index portion of the virtual address, in conjunction with the segment-table origin contained in the region-third-table entry, is used to select an entry from the segment table. Bits 33 and 34 of the virtual address (which are bits 0 and 1 of the segment index) are compared against the table offset and table length in the region-thirdtable entry. A segment-translation exception is recognized if the table offset is greater than bits 33 and 34, if the table length is less than bits 33 and 34, or if bit 58 is one in the segment-table A translation-specification exception is recognized if (1) the private-space control, bit 55, in the ASCE is one and (2) the common-segment bit, bit 59, in the entry fetched from the segment table is one. The segment-table-lookup process is

otherwise the same as the region-second-tablelookup process, including the checking of the table-type bits in the segment-table entry. When no exceptions are recognized, the entry fetched from the segment table designates the beginning of the corresponding page table.

Page-Table Lookup

The page-index portion of the virtual address, in conjunction with the page-table origin contained in the segment-table entry, is used to select an entry from the page table.

The 64-bit address of the page-table entry in real or absolute storage is obtained by appending 11 zeros to the right of the page-table origin and adding the page index, with three rightmost and 53 leftmost zeros appended. A carry out of bit position 0 cannot occur. All 64 bits of the address are used, regardless of whether the current PSW specifies the 24-bit, 31-bit, or 64-bit addressing mode.

All eight bytes of the page-table entry appear to be fetched concurrently as observed by other CPUs. The fetch access is not subject to protection. When the storage address generated for fetching the page-table entry designates a location which is not available in the configuration, an addressing exception is recognized, and the unit of operation is suppressed.

The entry fetched from the page table indicates the availability of the page and contains the leftmost bits of the page-frame real address. The page-invalid bit, bit 53, is inspected to establish whether the corresponding page is available. If this bit is one, a page-translation exception is recognized. If bit position 52 or 55 contains a one, a translation-specification exception is recognized. If the page-protection bit, bit 54, is one either in the segment-table entry used in the translation or in the page-table entry, and the storage reference for which the translation is being performed is a store, a protection exception is recognized.

Formation of the Real Address

When the effective address-space-control element (ASCE) is a region-table designation or a segment-table designation and no exceptions in the translation process are encountered, the pageframe real address is obtained from the page-table entry. When the ASCE is a real-space designation, bits 0-51 of the virtual address are used as a page-frame real address. In either case, the page-frame real address and the byte-index portion of the virtual address are concatenated, with the page-frame real address forming the leftmost part. The result is the real storage address which corresponds to the virtual address. All 64 bits of the address are used, regardless of whether the current PSW specifies the 24-bit, 31-bit, or 64-bit addressing mode.

Recognition of Exceptions during Translation

Invalid addresses and invalid formats can cause exceptions to be recognized during the translation process. Exceptions are recognized when information contained in table entries is used for translation and is found to be incorrect.

The information pertaining to DAT is considered to be used when an instruction is executed with DAT on or when INVALIDATE PAGE TABLE ENTRY, LOAD REAL ADDRESS, or STORE REAL ADDRESS is executed. The information is not considered to be used when the PSW specifies DAT on but an I/O, external, restart, or machinecheck interruption occurs before an instruction is executed, or when the PSW specifies the wait state. Only that information required in order to translate a virtual address is considered to be in use during the translation of that address, and, in particular, addressing exceptions that would be caused by the use of an address-space-control element are not recognized when that addressspace-control element is not the one actually used in the translation.

A list of translation exceptions, with the action taken for each exception and the priority in which the exceptions are recognized when more than one is applicable, is provided in "Recognition of Access Exceptions" on page 6-34.

Translation-Lookaside Buffer

To enhance performance, the dynamic-addresstranslation mechanism normally is implemented such that some of the information specified in the region tables, segment tables, and page tables is maintained in a special buffer, referred to as the translation-lookaside buffer (TLB). The CPU necessarily refers to a DAT-table entry in real or absolute storage only for the initial access to that entry. This information may be placed in the TLB, and subsequent translations may be performed by using the information in the TLB. For consistency of operation, the virtual-equals-real translation specified by a real-space designation also may be performed by using information in the TLB. The presence of the TLB affects the translation process to the extent that (1) a modification of the contents of a table entry in real or absolute storage does not necessarily have an immediate effect, if any, on the translation, (2) a region-firsttable origin, region-second-table origin, regionthird-table origin, segment-table origin, real-space token origin in an address-spacecontrol element (ASCE) may select a TLB entry that was formed by means of an ASCE containing an origin of the same value even when the two origins are of different types, and (3) the comparison against the table length in an address-spacecontrol element may be omitted if a TLB equivalent of the designated table entry is used. In a multiple-CPU configuration, each CPU has its own TLB.

Entries within the TLB are not explicitly addressable by the program.

Information is not necessarily retained in the TLB under all conditions for which such retention is permissible. Furthermore, information in the TLB may be cleared under conditions additional to those for which clearing is mandatory.

TLB Structure

The description of the logical structure of the TLB covers the implementation by all systems operating as defined by z/Architecture. entries are considered as being of three types: TLB combined region-and-segment-table entries, TLB page-table entries, and TLB real-space A TLB combined region-and-segmenttable entry or TLB page-table entry is considered as containing within it both the information obtained from the table entry or entries in real or absolute storage and the attributes used to fetch this information from storage. A TLB real-space entry is considered as containing a page-frame real address and the real-space token origin and region, segment, and page indexes used to form the entry. The token origin in a TLB real-space entry is indistinguishable from the table origin in a TLB combined region-and-segment-table entry.

Note: The following sections describe the conditions under which information may be placed in the TLB, the conditions under which information from the TLB may be used for address translation, and how changes to the translation tables affect the translation process.

Formation of TLB Entries

The formation of TLB combined region-andsegment-table entries and TLB page-table entries from table entries in real or absolute storage, and the effect of any manipulation of the contents of table entries in storage by the program, depend on whether the entries in storage are attached to a particular CPU and on whether the entries are valid.

The attached state of a table entry denotes that the CPU to which it is attached can attempt to use the table entry for implicit address translation. The table entry may be attached to more than one CPU at a time.

The *valid* state of a table entry denotes that the region set, region, segment, or page associated with the table entry is available. An entry is valid when the region-invalid, segment-invalid, or page-invalid bit in the entry is zero.

The region-table entries, if any, and the segment-table entry used to form a TLB combined region-and-segment-table entry are called a *translation path*. A translation path may be placed in the TLB as a combined region-and-segment-table entry whenever all entries in the path are attached and valid and would not cause a translation-specification exception if used for translation. Similarly, a page-table entry may be placed in the TLB whenever the entry is attached and valid and would not cause a translation-specification exception if used for translation.

The highest-level table entry in a translation path is attached when it is within a table designated by an attaching address-space-control element (ASCE). "Within a table" means as determined by the origin and length fields in the ASCE. An ASCE is an attaching ASCE when all of the following conditions are met:

- 1. The current PSW specifies DAT on.
- 2. The current PSW contains no errors that would cause an early specification exception to be recognized.

- 3. The ASCE meets the requirements in a, b, c, or d below.
 - a. The ASCE is the primary ASCE in control register 1, and the CPU is not in the home-space mode.
 - b. The ASCE is the secondary ASCE in control register 7, and either of the following requirements is met:
 - The CPU is in the secondary-space mode or access-register mode.
 - The CPU is in the primary-space mode, and the secondary-space control, bit 37 of control register 0, is one.
 - c. The ASCE is in either an attached and valid ASN-second-table entry (ASTE) or a usable ALB ASTE, and the CPU is in the access-register mode. See "ART-Lookaside Buffer" on page 5-53 for the meaning of the terminology used here.
 - d. The ASCE is the home ASCE in control register 13, and the CPU is not in the secondary-space mode.

Each of the remaining table entries in a translation path is attached when the next-higher-level entry is attached and valid and would not cause a translation-specification exception if used for translation and the subject entry is within the table designated by the next-higher-level entry. "Within the table" means as determined by the origin, offset, and length fields in the next-higher-level entry.

A page-table entry is attached when it is within the page table designated by either an attached and valid segment-table entry that would not cause a translation-specification exception if used for translation or a usable TLB combined region-and-segment-table entry. A usable TLB combined region-and-segment-table entry is explained in the next section.

A region-table entry or segment-table entry causes a translation-specification exception if the table-type bits, bits 60 and 61, in the entry are inconsistent with the level at which the entry would be encountered when using the translation path in the translation process. A segment-table entry also causes a translation-specification exception if the private-space-control bit is one in the address-space-control element used to select it and the

common-segment bit is one in the entry. A pagetable entry causes a translation-specification exception if bit 52 or 55 in the entry is one.

A TLB real-space entry may be formed whenever an attaching real-space designation exists. The entry is formed using the real-space token origin in the designation and any value of bits 0-51 of a virtual address.

Use of TLB Entries

The *usable* state of a TLB entry denotes that the CPU can attempt to use the TLB entry for implicit address translation. A usable TLB entry attaches the next-lower-level table, if any, and may be usable for a particular instance of implicit address translation.

A TLB combined region-and-segment-table entry is in the usable state when all of the following conditions are met:

- 1. The current PSW specifies DAT on.
- 2. The current PSW contains no errors that would cause an early specification exception to be recognized.
- 3. The TLB combined region-and-segment-table entry meets either one of the following requirements:
 - a. The common-segment bit is one in the TLB entry.
 - b. The table-origin (TO) field in the TLB entry matches the table- or token-origin field in an attaching address-space-control element.

A TLB combined region-and-segment-table entry may be used for a particular instance of implicit address translation only when the entry is in the usable state, either the common-segment bit is one in the TLB entry or the table-origin (TO) field in the TLB entry matches the table- or token-origin field in the address-space-control element being used in the translation, and the region-index and segment-index fields in the TLB entry match those of the virtual address being translated. However, the TLB combined region-and-segment-table entry is not used if the common-segment bit is one in the entry and either the private-space-control bit is one in the address-space-control element being used in the translation or that address-spacecontrol element is a real-space designation. In both these cases, the TLB entry is not used even

if the table-origin field in the entry and the tableor token-origin field in the address-space-control element match.

A TLB page-table entry may be used for a particular instance of implicit address translation only when the page-table-origin field in the entry matches the page-table-origin field in the segment-table entry or TLB combined region-and-segment-table entry being used in the translation and the page-index field in the TLB page-table entry matches the page index of the virtual address being translated.

A TLB real-space entry may be used for implicit address translation only when the token-origin field in the TLB entry matches the table- or token-origin field in the address-space-control element being used in the translation and the region-index, segment-index, and page-index fields in the TLB entry match those of the virtual address being translated

The operand address of LOAD REAL ADDRESS may be translated with the use of the TLB contents whether DAT is on or off, but TLB entries still are formed only if DAT is on.

Programming Notes:

Ι

- Although contents of a table entry may be copied into the TLB only when the table entry is both attached and valid, the copy may remain in the TLB even when the table entry itself is no longer attached or valid.
- No contents can be copied into the TLB when DAT is off because the table entries at this time are not attached. In particular, translation of the operand address of LOAD REAL ADDRESS with DAT off does not cause entries to be placed in the TLB.

Conversely, when DAT is on, information may be copied into the TLB from all translation-table entries that could be used for address translation, given the current translation parameters, the setting of the address-space-control bits, and the contents of the access registers. The loading of the TLB does not depend on whether the entry is used for translation as part of the execution of the current instruction, and such loading can occur when the CPU is in the wait state.

3. More than one copy of contents of a table entry may exist in the TLB. For example, some implementations may cause a copy of contents of a valid table entry to be placed in the TLB for the table origin in each addressspace-control element by which the entry becomes attached.

Modification of Translation Tables

When an attached and invalid table entry is made valid and no entry usable for translation of the associated virtual address is in the TLB, the change takes effect no later than the end of the current unit of operation. Similarly, when an unattached and valid table entry is made attached and no usable entry for the associated virtual address is in the TLB, the change takes effect no later than the end of the current unit of operation.

When a valid and attached table entry is changed, and when, before the TLB is cleared of entries that qualify for substitution for that entry, an attempt is made to refer to storage by using a virtual address requiring that entry for translation, unpredictable results may occur, to the following The use of the new value may begin between instructions or during the execution of an instruction, including the instruction that caused the change. Moreover, until the TLB is cleared of entries that qualify for substitution for that entry, the TLB may contain both the old and the new values, and it is unpredictable whether the old or new value is selected for a particular access. If both old and new values of a translation path are present in the TLB, a page-table entry may be fetched by using one value and placed in the TLB associated with the other value. If the new value of the path is a value that would cause an exception, the exception may or may not cause an interruption to occur. If an interruption does occur, the result fields of the instruction may be changed even though the exception would normally cause suppression or nullification.

Entries are cleared from the TLB in accordance with the following rules:

- All entries are cleared from the TLB by the execution of PURGE TLB or SET PREFIX and by CPU reset.
- All entries may be cleared from all TLBs in the configuration by the execution of COMPARE AND SWAP AND PURGE by any of the CPUs

- in the configuration, depending on a bit in a general register used by the instruction.
- 3. Selected entries are cleared from all TLBs in the configuration by the execution of INVALI-DATE PAGE TABLE ENTRY by any of the CPUs in the configuration.
- 4. Some or all TLB entries may be cleared at times other than those required by the preceding rules.

Programming Notes:

1. Entries in the TLB may continue to be used for translation after the table entries from which they have been formed have become unattached or invalid. These TLB entries are not necessarily removed unless explicitly cleared from the TLB.

A change made to an attached and valid entry or a change made to a table entry that causes the entry to become attached and valid is reflected in the translation process for the next instruction, or earlier than the next instruction, unless a TLB entry qualifies for substitution for that table entry. However, a change made to a table entry that causes the entry to become unattached or invalid is not necessarily reflected in the translation process until the TLB is cleared of entries that qualify for substitution for that table entry.

- 2. Exceptions associated with dynamic address translation may be established by a pretest for operand accessibility that is performed as part of the initiation of instruction execution. Consequently, a region-first-translation, regionsecond-translation, region-third-translation, segment-translation, page-translation or exception may be indicated when a table entry is invalid at the start of execution even if the instruction would have validated the table entry it uses and the table entry would have appeared valid if the instruction was considered to process the operands one byte at a time.
- 3. A change made to an attached table entry, except to set the I bit to zero or to alter the rightmost byte of a page-table entry, may produce unpredictable results if that entry is used for translation before the TLB is cleared of all copies of contents of that entry. The use of the new value may begin between instructions or during the execution of an

instruction, including the instruction that caused the change. When an instruction. such as MOVE (MVC), makes a change to an attached table entry, including a change that makes the entry invalid, and subsequently uses the entry for translation, a changed entry is being used without a prior clearing of the entry from the TLB, and the associated unpredictability of result values and of exception recognition applies.

Manipulation of attached table entries may cause spurious table-entry values to be recorded in a TLB. For example, if changes are made piecemeal, modification of a valid attached entry may cause a partially updated entry to be recorded, or, if an intermediate value is introduced in the process of the change, a supposedly invalid entry may temporarily appear valid and may be recorded in the TLB. Such an intermediate value may be introduced if the change is made by an I/O operation that is retried, or if an intermediate value is introduced during the execution of a single instruction.

As another example, if a segment-table entry is changed to designate a different page table and used without clearing the TLB, the new page-table entries may be fetched and associated with the old page-table origin. In such a case, execution of INVALIDATE PAGE TABLE ENTRY designating the new page-table origin will not necessarily clear the page-table entries fetched from the new page table.

4. To facilitate the manipulation of page tables, the INVALIDATE PAGE TABLE ENTRY instruction is provided. This instruction sets the I bit in a page-table entry to one and clears all TLBs in the configuration of entries formed from that table entry.

INVALIDATE PAGE TABLE ENTRY is useful for setting the I bit to one in a page-table entry and causing TLB copies of the entry to be cleared from the TLB of each CPU in the configuration. The following aspects of the TLB operation should be considered when using INVALIDATE PAGE TABLE ENTRY. (See also the programming notes following INVALI-DATE PAGE TABLE ENTRY.)

a. INVALIDATE PAGE TABLE **ENTRY** should be executed before making any change to a page-table entry other than

- changing the rightmost byte; otherwise, the selective-clearing portion of INVALI-DATE PAGE TABLE ENTRY may not clear the TLB copies of the entry.
- b. Invalidation of all the page-table entries within a page table by means of INVALIDATE PAGE TABLE ENTRY does not necessarily clear the TLB of any combined region-and-segment-table entry designating the page table. When it is desired to invalidate and clear the TLB of a combined region-and-segment-table entry, the rules in note 5 below must be followed.
- c. When a large number of page-table entries are to be invalidated at a single time, the overhead involved in using COMPARE AND SWAP AND PURGE (one that purges the TLB) or PURGE TLB and in following the rules in note 5 below may be less than in issuing INVALIDATE PAGE TABLE ENTRY for each page-table entry.
- Manipulation of table entries should be in accordance with the following rules. If these rules are complied with, translation is performed as if the table entries from real or absolute storage were always used in the translation process.
 - a. A valid table entry must not be changed while it is attached to any CPU and may be used for translation by that CPU except to (1) invalidate the entry, by using INVALIDATE PAGE TABLE ENTRY, (2) alter bits 56-63 of a page-table entry, or (3) make a change by means of a COMPARE AND SWAP AND PURGE instruction that purges the TLB.
 - b. When any change is made to an attached and valid or unattached or invalid table entry other than a change to bits 56-63 of a page-table entry, each CPU which may have a TLB entry formed from that entry must be caused to purge its TLB after the change occurs and prior to the use of that entry for implicit translation by that CPU. (Note that a separate purge is unnecessary if the change was made by using INVALIDATE PAGE TABLE ENTRY or a COMPARE AND SWAP AND PURGE instruction that purges the TLB.) In the case when the table entry is attached and

- valid, this rule applies when it is known that a program is not being executed that may require the entry for translation.
- c. When any change is made to an invalid table entry in such a way as to allow intermediate valid values to appear in the entry, each CPU to which the entry is attached must be caused to purge its TLB after the change occurs and prior to the use of the entry for implicit address translation by that CPU.
- d. When any change is made to an offset or length specified for a table, each CPU which may have a TLB entry formed from a table entry that no longer lies within its table must be caused to purge its TLB after the change occurs and prior to the use of the table for implicit translation by that CPU.

Note that when an invalid page-table entry is made valid without introducing intermediate valid values, the TLB need not be cleared in a CPU which does not have any TLB entries formed from that entry. Similarly, when an invalid region-table or segment-table entry is made valid without introducing intermediate valid values, the TLB need not be cleared in a CPU which does not have any TLB entries formed from that validated entry and which does not have any TLB entries formed from entries in a page table attached by means of that validated entry.

The execution of PURGE TLB, COMPARE AND SWAP AND PURGE, or SET PREFIX may have an adverse effect on the performance of some models. Use of these instructions should, therefore, be minimized in conformance with the above rules.

Address Summary

Addresses Translated

Most addresses that are explicitly specified by the program and are used by the CPU to refer to storage are instruction or logical addresses and are subject to implicit translation when DAT is on. Analogously, the corresponding addresses indicated to the program on an interruption or as the result of executing an instruction are instruction or

logical addresses. The operand address of LOAD REAL ADDRESS and STORE REAL ADDRESS is explicitly translated, regardless of whether the PSW specifies DAT on or off.

Translation is not applied to quantities that are formed from the values specified in the B and D fields of an instruction but that are not used to address storage. This includes operand addresses in LOAD ADDRESS, LOAD ADDRESS EXTENDED, MONITOR CALL, and the shifting instructions. This also includes the addresses in control registers 10 and 11 designating the starting and ending locations for PER.

With the exception of INSERT VIRTUAL STORAGE KEY and TEST PROTECTION, the addresses explicitly designating storage keys (operand addresses in SET STORAGE KEY EXTENDED, **INSERT KEY** STORAGE EXTENDED, and RESET REFERENCE BIT EXTENDED) are real addresses. Similarly, the

addresses implicitly used by the CPU for such sequences as interruptions are real addresses.

The addresses used by channel programs to transfer data and to refer to CCWs or IDAWs are absolute addresses.

The handling of storage addresses associated with DIAGNOSE is model-dependent.

The processing of addresses, including dynamic address translation and prefixing, is discussed in "Address Types" on page 3-3. Prefixing, when provided, is applied after the address has been translated by means of the dynamic-addresstranslation facility. For a description of prefixing, see "Prefixing" on page 3-15.

Handling of Addresses

The handling of addresses is summarized in Figure 3-10 on page 3-49. This figure lists all addresses that are encountered by the program and specifies the address type.

Virtual Addresses

- Address of storage operand for INSERT VIRTUAL STORAGE KEY
- $\boldsymbol{\cdot}$ Operand address in LOAD REAL ADDRESS and STORE REAL ADDRESS
- Addresses of storage operands for MOVE TO PRIMARY and MOVE TO SECONDARY
- Address stored in the doubleword at real location 168 on a program interruption for ASCE-type, region-first-translation, region-secondtranslation, region-third-translation, segment-translation, or pagetranslation exception
- · Linkage-stack-entry address in control register 15
- · Backward stack-entry address in linkage-stack header entry
- · Forward-section-header address in linkage-stack trailer entry
- · Trap-control-block address in dispatchable-unit-control table
- Trap-save-area address and trap-program address in trap control block

Instruction Addresses

- · Instruction address in PSW
- · Branch address
- · Target of EXECUTE
- Address stored in the doubleword at real location 152 on a program interruption for PER
- Address placed in general register by BRANCH AND LINK, BRANCH AND SAVE, BRANCH AND SAVE AND SET MODE, BRANCH AND STACK, BRANCH IN SUBSPACE GROUP, BRANCH RELATIVE AND SAVE, BRANCH RELATIVE AND SAVE LONG, and PROGRAM CALL
- · Address used in general register by BRANCH AND STACK.
- Address placed in general register by BRANCH AND SET AUTHORITY executed in reduced-authority state

Logical Addresses

- Addresses of storage operands for instructions not otherwise specified
- $\dot{}$ Address placed in general register 1 by EDIT AND MARK and TRANSLATE AND TEST
- Addresses in general registers updated by MOVE LONG, MOVE LONG EXTENDED, COMPARE LOGICAL LONG, and COMPARE LOGICAL LONG EXTENDED
- Addresses in general registers updated by CHECKSUM, COMPARE AND FORM CODEWORD, and UPDATE TREE
- Address for TEST PENDING INTERRUPTION when the second-operand address is nonzero
- · Address of parameter list of RESUME PROGRAM

Figure 3-10 (Part 1 of 3). Handling of Addresses

Real Addresses

- Address of storage key for INSERT STORAGE KEY EXTENDED, RESET REFERENCE BIT EXTENDED, and SET STORAGE KEY EXTENDED
- Address of storage operand for LOAD USING REAL ADDRESS, STORE USING REAL ADDRESS, and TEST BLOCK
- · The translated address generated by LOAD REAL ADDRESS and STORE REAL **ADDRESS**
- · Page-frame real address in page-table entry
- Trace-entry address in control register 12
- · ASN-first-table origin in control register 14
- · ASN-second-table origin in ASN-first-table entry
- · Authority-table origin in ASN-second-table entry, except when used by access-register translation
- · Linkage-table origin in primary ASN-second-table entry
- · Entry-table origin in linkage-table entry
- Dispatchable-unit-control-table origin in control register 2
- · Primary-ASN-second-table-entry origin in control register 5
- Base-ASN-second-table-entry origin and subspace-ASN-second-tableentry origin in dispatchable-unit control table
- ASN-second-table-entry address in entry-table entry and access-list entry

Permanently Assigned Real Addresses

- · Address of the doubleword into which TEST PENDING INTERRUPTION stores when the second-operand address is zero
- · Addresses of PSWs, interruption codes, and the associated information used during interruption
- · Addresses used for machine-check logout and save areas
- Address of STORE FACILITY LIST operand

Addresses Which Are Unpredictably Real or Absolute

- Region-first-table origin, region-second-table origin, region-thirdtable origin, or segment-table origin in control registers 1, 7, and 13, in access-register-specified address-space-control element, and in region-first-table entry, region-second-table entry, or regionthird-table entry
- · Page-table origin in segment-table entry and in INVALIDATE PAGE TABLE ENTRY
- · Address of segment-table entry or page-table entry provided by LOAD REAL ADDRESS
- · The dispatchable-unit or primary-space access-list origin and the authority-table origin (in the ASTE designated by the ALE used) used by access-register translation

Figure 3-10 (Part 2 of 3). Handling of Addresses

Absolute Addresses

- · Prefix value
- · Channel-program address in ORB
- · Data address in CCW
- · IDAW address in a CCW specifying indirect data addressing
- · CCW address in a CCW specifying transfer in channel
- · Data address in IDAW
- · Measurement-block origin specified in SET CHANNEL MONITOR
- · Address limit specified in SET ADDRESS LIMIT
- · Addresses used by the store-status-at-address SIGNAL PROCESSOR order
- · Failing-storage address stored in the doubleword at real location
- · CCW address in SCSW

Permanently Assigned Absolute Addresses

- · Addresses used for the store-status function
- · Addresses of PSW and first two CCWs used for initial program loading

Addresses Not Used to Reference Storage

- PER starting address in control register 10
- PER ending address in control register 11
- · Address stored in the doubleword at real location 176 for a monitor event
- · Address in shift instructions and other instructions specified not to use the address to reference storage
- · Real-space token origin in real-space designation

Figure 3-10 (Part 3 of 3). Handling of Addresses

Assigned Storage Locations

Figure 3-11 on page 3-57 shows the format and extent of the assigned locations in storage. The locations are used as follows.

128-131 (Real Address)

External-Interruption Parameter. During an external interruption due to service signal or the external time reference (ETR), the parameter associated with the interruption is stored at locations 128-131.

132-133 (Real Address)

CPU Address: During an external interruption due to malfunction alert, emergency signal, or external call, the CPU address associated with the source of the interruption is stored at locations 132-133. For all other externalinterruption conditions, zeros are stored at locations 132-133.

134-135 (Real Address)

External-Interruption Code: During an external interruption, the interruption code is stored at locations 134-135.

136-139 (Real Address)

Supervisor-Call-Interruption Identification: During a supervisor-call interruption, the instruction-length code is stored in bit positions 5 and 6 of location 137, and the interruption code is stored at locations 138-139. Zeros are stored at location 136 and in the remaining bit positions of location 137.

140-143 (Real Address)

Program-Interruption Identification: During a program interruption, the instruction-length code is stored in bit positions 5 and 6 of location 141, and the interruption code is stored at locations 142-143. Zeros are stored at location 140 and in the remaining bit positions of location 141.

144-147 (Real Address)

Data-Exception Code (DXC): During a program interruption due to a data exception, the data-exception code is stored at location 147, and zeros are stored at locations 144-146. The DXC is described in "Data-Exception Code (DXC)" on page 6-14.

148-149 (Real Address)

Monitor-Class Number. During program interruption due to a monitor event, the monitor-class number is stored at location 149, and zeros are stored at location 148.

150-151 (Real Address)

PER Code: During a program interruption due to a PER event the PER code is stored in bit positions 0-2 and 4 of locations 150-151, and other information is or may be stored as described in "Identification of Cause" on page 4-26.

152-159 (Real Address)

PER Address: During a program interruption due to a PER event, the PER address is stored at locations 152-159.

160 (Real Address)

Exception Access Identification: During a program interruption due to an ASCE-type, region-first-translation. region-second-translation, region-thirdtranslation, segment-translation, or pagetranslation exception, an indication of the address space to which the exception applies may be stored at location 160. If the CPU was in the access-register mode and the access was an instruction fetch, including a fetch of the target of an EXECUTE instruction, zeros are stored at location 160. If the CPU was in the access-register mode and the access was a storage-operand reference that used an AR-specified address-spacecontrol element, the number of the access register used is stored in bit positions 4-7 of location 160, and zeros are stored in bit positions 0-3. (In either of the two cases described so far, storing at location 160 occurs regardless of the value stored in bit positions 62 and 63 of real locations 168-175.) If the CPU was in the access-register mode but the access was an implicit reference to the linkage stack, or if the CPU was not in the access-register mode, the contents of location 160 are unpredictable.

During a program interruption due to an ALEN-translation. ALE-sequence, ASTE-validity, ASTE-sequence, extended-authority exception recognized during access-register translation, the number of the access register used is stored in bit positions 4-7 of location 160, and zeros are stored in bit positions 0-3. During a program interruption due to an ASTE-validity or ASTE-sequence exception recognized during a subspacereplacement operation, all zeros are stored at location 160.

During a program interruption due to a protection exception. information stored at location 160 as described in "Suppression Protection" on on page 3-12.

(Real Address) 161

PER Access Identification: During a program interruption due to a PER storage-alteration event, an indication of the address space to which the event applies may be stored at location 161. If the access used an AR-specified address-space-control element, number of the access register used is stored in bit positions 4-7 of location 161, and zeros are stored in bit positions 0-3. The contents of location 161 are unpredictable if (1) the CPU was in the access-register mode but the access was an implicit reference to the linkage stack or (2) the CPU was not in the access-register mode.

162 (Real Address)

Operand Access Identification: During a program interruption due to a pagetranslation exception recognized by the MOVE PAGE instruction, the contents of the R₁ field of the instruction are stored in bit positions 0-3 of location 162, and the contents of the R2 field are stored in bit positions 4-7. If the page-translation exception was recognized during the

execution of an instruction other than MOVE PAGE, or if an ASCE-type, region-first-translation, region-second-translation, region-third-translation, or segment-translation exception was recognized, the contents of location 162 are unpredictable.

163 (Absolute Address)

Store-Status Architectural-Mode Identification: During the execution of the store-status operation, zeros are stored in bit positions 0-6 of location 163, and a one is stored in bit position 7.

163 (Real Address)

Machine-Check Architectural-Mode Identification: During a machine-check interruption, zeros are stored in bit positions 0-6 of location 163, and a one is stored in bit position 7.

168-175 (Real Address)

Translation-Exception Identification: During a program interruption due to an ASCE-type, region-first-translation, region-second-translation, region-thirdtranslation, segment-translation, or pagetranslation exception, bits 0-51 of the virtual address causing the exception are stored in bit positions 0-51 of locations 168-175. This address is sometimes referred to as the translation-exception address. Bits 52-60 of locations 168-175 are unpredictable. If the exception was a page-translation exception that was recognized during the execution of MOVE PAGE, bit 61 of locations 168-175 is set to one. If the exception was a page-translation exception recognized during the execution of an instruction other than MOVE PAGE, bit 61 is set to zero. If the exception was an ASCE-type, region-first-translation, region-second-translation, region-thirdtranslation, or segment-translation exception, bit 61 of locations 168-175 is unpredictable. See the definition of real location 162 for related information.

Bits 62 and 63 of locations 168-175 are set to identify the address-space-control element (ASCE) used in the translation, as follows:

Bit Bit

62 63 Meaning

- 0 0 Primary ASCE was used.
- 0 1 CPU was in the accessregister mode, and either the access was an instruction fetch or it was a storage-operand reference that used AR-specified ASCE (the access was not an implicit reference to the linkage stack). The exception access id, real location 160, can be examined to determine the ASCE used. However, if the primary, secondary, or home ASCE was used, bits 62 and 63 may be set to 00, 10, or 11, respectively, instead of to 01.
- 1 0 Secondary ASCE was used.
- 1 1 Home ASCE was used (includes the case of an implicit reference to the linkage stack).

The CPU may avoid setting bits 62 and 63 to 01 by recognizing that the access was an instruction fetch, that access-list-entry token 00000000 or 00000001 hex was used, or that the access-list-entry token designated, through an access-list entry, an ASN-second-table entry containing an ASCE equal to the primary ASCE, secondary ASCE, or home ASCE.

During a program interruption due to an AFX-translation, ASX-translation, primary-authority, or secondary-authority exception, the ASN being translated is stored at locations 174 and 175, zeros are stored at locations 172 and 173, and the contents of locations 168-171 remain unchanged.

During a program interruption due to a space-switch event, an identification of the old instruction space is stored at locations 174 and 175, the old instruction-space space-switch-event-control bit is placed in bit position 0 and zeros are placed in bit positions 1-15 of locations 172 and 173, and the contents of locations 168-171 remain unchanged.

The identification and bit stored are as follows:

- If the CPU was in the primary-space, secondary-space, or access-register mode before the operation, the old PASN, bits 48-63 of control register 4 before the operation, is stored at locations 174 and 175, and the old primary space-switch-event-control bit, bit 57 of control register 1 before the operation, is placed in bit position 0 of locations 172 and 173.
- If the CPU was in the home-space mode before the operation, zeros are stored at locations 174 and 175, and the home space-switch-event-control bit, bit 57 of control register 13, is placed in bit position 0 of locations 172 and 173.

During a program interruption due to an LX-translation or EX-translation exception recognized by PROGRAM CALL, the PC number is stored in bit positions 12-31 of locations 172-175, zeros are stored in bit positions 0-11, and the contents of locations 168-171 remain unchanged.

During a program interruption due to a protection exception, information is stored at locations 168-175 as described in "Suppression on Protection" on page 3-12.

176-183 (Real Address)

Monitor Code: During a program interruption due to a monitor event, the monitor code is stored at locations 176-183.

184-187 (Real Address)

Subsystem-Identification Word: During an I/O interruption, the subsystem-identification word is stored at locations 184-187.

188-191 (Real Address)

I/O-Interruption Parameter. During an I/O interruption, the interruption parameter from the associated subchannel is stored at locations 188-191.

192-195 (Real Address)

I/O-Interruption-Identification Word:

During an I/O interruption, the
I/O-interruption-identification word, which
further identifies the source of the I/O
interruption, is stored at locations
192-195.

200-203 (Real Address)

STFL Facility List. The STORE FACILITY LIST instruction stores information at real locations 200-203. Bit 0 indicates, when one, that the instructions marked with "N3" in the instructionsummary figure at the beginning of Chapter 7, "General Instructions," and Chapter 10, "Control Instructions," are available in the ESA/390 mode. Bit 1 indicates, when one, that z/Architecture is installed. Bit 2 indicates, when one, that z/Architecture is active. Bit 16 indicates, when one, that the extendedtranslation facility 2 is installed. 3-15 and 17-31 are stored as zeros.

232-239 (Real Address)

Machine-Check-Interruption Code: During a machine-check interruption, the machine-check-interruption code is stored at locations 232-239.

244-247 (Real Address)

External-Damage Code: During a machine-check interruption due to certain external-damage conditions, depending on the model, an external-damage code may be stored at locations 244-247.

248-255 (Real Address)

Failing-Storage Address: During a machine-check interruption, a 64-bit failing-storage address may be stored at locations 248-255.

288-303 (Real Address)

Restart Old PSW: The current PSW is stored as the old PSW at locations 288-303 during a restart interruption.

304-319 (Real Address)

External Old PSW: The current PSW is stored as the old PSW at locations 304-319 during an external interruption.

320-335 (Real Address)

Supervisor-Call Old PSW: The current PSW is stored as the old PSW at locations 320-335 during a supervisorcall interruption.

336-351 (Real Address)

Program Old PSW: The current PSW is stored as the old PSW at locations 336-351 during a program interruption.

352-367 (Real Address)

Machine-Check Old PSW: The current PSW is stored as the old PSW at locations 352-367 during a machinecheck interruption.

368-383 (Real Address)

Input/Output Old PSW: The current PSW is stored as the old PSW at locations 368-383 during an I/O interruption.

416-431 (Real Address)

Restart New PSW: The new PSW is fetched from locations 416-431 during a restart interruption.

432-447 (Real Address)

External New PSW: The new PSW is fetched from locations 432-447 during an external interruption.

448-463 (Real Address)

Supervisor-Call New PSW: The new PSW is fetched from locations 448-463 during a supervisor-call interruption.

464-479 (Real Address)

Program New PSW: The new PSW is fetched from locations 464-479 during a program interruption.

480-495 (Real Address)

Machine-Check New PSW: The new PSW is fetched from locations 480-495 during a machine-check interruption.

496-511 (Real Address)

Input/Output New PSW: The new PSW is fetched from locations 496-511 during an I/O interruption.

4544-4607 (Real Address)

Available for Programming: Locations 4544-4607 are available for use by programming.

4608-4735 (Absolute Address)

Store-Status Floating-Point-Register Save Area: During the execution of the store-status operation, the contents of the floating-point registers are stored at locations 4608-4735.

4608-4735 (Real Address)

Machine-Check Floating-Point-Register Save Area: During a machine-check interruption, the contents of the floatingpoint registers are stored at locations 4608-4735.

4736-4863 (Absolute Address)

Store-Status General-Register Save Area: During the execution of the storestatus operation, the contents of the general registers are stored at locations 4736-4863.

4736-4863 (Real Address)

Machine-Check General-Register Save During a machine-check inter-Area: ruption, the contents of the general registers are stored at locations 4736-4863.

4864-4879 (Absolute Address)

Store-Status PSW Save Area: Durina the execution of the store-status operation, the contents of the current PSW are stored at locations 4864-4879.

4864-4879 (Real Address)

Fixed-Logout Area: Depending on the model, logout information may be stored locations 4864-4879 durina machine-check interruption.

4888-4891 (Absolute Address)

Store-Status Prefix Save Area: During the execution of the store-status operation, the contents of the prefix register are stored at locations 4888-4891.

4892-4895 (Absolute Address)

Store-Status Floating-Point-Control-Register Save Area: During the execution of the store-status operation, the

contents of the floating-point control register are stored at locations 4892-4895.

4892-4895 (Real Address)

Machine-Check Floating-Point-Control-Register Save Area: During a machinecheck interruption, the contents of the floating-point control register are stored at locations 4892-4895.

4900-4903 (Absolute Address)

Store-Status

TOD-Programmable-Register Save Area: During the execution of the store-status operation, the contents of the TOD programmable register are stored at locations 4900-4903.

4900-4903 (Real Address)

Machine-Check

TOD-Programmable-Register Save Area: During a machine-check interruption, the contents of the TOD programmable register are stored at locations 4900-4903.

4904-4911 (Absolute Address)

Store-Status CPU-Timer Save Area: During the execution of the store-status operation, the contents of the CPU timer are stored at locations 4904-4911.

4904-4911 (Real Address)

Machine-Check CPU-Timer Save Area: During a machine-check interruption, the contents of the CPU timer are stored at locations 4904-4911.

4913-4919 (Absolute Address)

Store-Status Clock-Comparator Save Area: During the execution of the storestatus operation, the contents of bit positions 0-55 of the clock comparator are stored at locations 4913-4919. When this store occurs, zeros are stored at location 4912.

4913-4919 (Real Address)

Machine-Check Clock-Comparator Save Area: During a machine-check interruption, the contents of bit positions 0-55 of the clock comparator are stored at locations 4913-4919. When this store occurs, zeros are stored at location 4912.

4928-4991 (Absolute Address)

Store-Status Access-Register Save Area: During the execution of the store-status operation, the contents of the access registers are stored at locations 4928-4991.

4928-4991 (Real Address)

Machine-Check Access-Register Save Area: During a machine-check interruption, the contents of the access registers are stored at locations 4928-4991.

4992-5119 (Absolute Address)

Store-Status Control-Register Save Area: During the execution of the store-status operation, the contents of the control registers are stored at locations 4992-5119.

4992-5119 (Real Address)

Machine-Check Control-Register Save Area: During a machine-check interruption, the contents of the control registers are stored at locations 4992-5119.

Programming Notes:

- 1. When the CPU is in the access-register mode, some instructions, such as MVCL, which address operands in more than one address space, may cause a storage-alteration PER event in one address space concurrently with a region-translation, segment-translation, or page-translation exception in another address space. The access registers used to cause these conditions in such a case are different. In order to identify both access registers, two access identifications, namely the exception access identification and the PER access identification, are provided.
- 2. The machine-check store-status and architectural-mode identifications at absolute and real locations 163, respectively, indicate that the CPU is in the z/Architecture architectural mode. When z/Architecture is installed on the CPU but the CPU is in the ESA/390 mode, the store-status and machine-checkinterruption operations store zero at location 163.

Hex	Dec	Fields
0	0	
4	4	
8	8	
С	12	
10	16	
14	20	
18	24	
10	28	
20	32	
24	36	
28	40	
20	44	
30	48	
34	52	
38	56	
30	60	
40	64	
44	68	
48	72	
4C	76	
50	80	
54	84	
58	88	
5C	92	
60	96	
64	100	
68	104	
6C	108	
70	112	
74	116	
78	120	
7C	124	

Figure 3-11 (Part 1 of 6). Assigned Storage Locations

Hex	Dec	Fields
80	128	External-Interruption Parameter
84	132	CPU Address External-Interruption Code
88	136	0 0 0 0 0 0 0 0 0 0 0 0 0 ILC 0 SVC-Interruption Code
80	140	0 0 0 0 0 0 0 0 0 0 0 0 0 ILC 0 Program-Interruption Code
90	144	Data-Exception Code
94	148	Monitor-Class Number PER Cde ATMID AI
98	152	PER Address
90	156	
A0	160	Exc. Access ID PER Access ID Op. Access Id SS/MC Ar-Md Id
A4	164	
A8	168	Translation-Exception Identification
AC	172	
В0	176	Monitor Code
B4	180	
В8	184	Subsystem-Identification Word
ВС	188	I/O-Interruption Parameter
C0	192	I/O-Interruption-Identification Word
C4	196	
C8	200	STFL Facility List
СС	204	
D0	208	
D4	212	
D8	216	
DC	220	
E0	224	
E4	228	
E8	232	Machine-Check Interruption Code
EC	236	
F0	240	
F4	244	External-Damage Code
F8	248	Failing-Storage Address
FC	252	

Figure 3-11 (Part 2 of 6). Assigned Storage Locations

Hex	Dec	Fields
100	256	
104	260	
108	264	
10C	268	
110	272	
114	276	
118	280	
110	284	
120	288	Restart Old PSW
124	292	
128	296	
12C	300	
130	304	External Old PSW
134	308	
138	312	
13C	316	
140	320	Supervisor-Call Old PSW
144	324	
148	328	
14C	332	
150	336	Program Old PSW
154	340	
158	344	
15C	348	
160	352	Machine-Check Old PSW
164	356	
168	360	
160	364	
170	368	Input/Output Old PSW
174	372	
178	376	
17C	380	

Figure 3-11 (Part 3 of 6). Assigned Storage Locations

Hex	Dec	Fields
180	384	
184	388	
188	392	
18C	396	
190	400	
194	404	
198	408	
19C	412	
1A0	416	Restart New PSW
1A4	420	
1A8	424	
1AC	428	
1B0	432	External New PSW
1B4	436	
1B8	440	
1BC	444	
1C0	448	Supervisor-Call New PSW
1C4	452	
108	456	
1CC	460	
1D0	464	Program New PSW
1D4	468	
1D8	472	
1DC	476	
1E0	480	Machine-Check New PSW
1E4	484	
1E8	488	
1EC	492	
1F0	496	Input/Output New PSW
1F4	500	
1F8	504	
1FC	508	

Figure 3-11 (Part 4 of 6). Assigned Storage Locations

Hex	Dec	Fields
1000	4096	
1004	4100	
1008	4104	
100C	4108	
1010	4112	
1014	4116	
 	,	(448 bytes) /
11A8	4520	
11AC	4524	
11B0	4528	
11B4	4532	
11B8	4536	
11BC	4540	
11C0	4544	Available for Use by Programming
11C4	4548	
 	,	(64 bytes) /
11F8	4600	
11FC	4604	

Figure 3-11 (Part 5 of 6). Assigned Storage Locations

Have	Dec	Fields
Hex		Fields
1200	4608	Store-Status Floating-Point-Register Save Area; or Machine- Check Floating-Point-Register Save Area
1204	4612	
<i>)</i>	,	(128 bytes)
1278	4728	
127C	4732	
1280	4736	Store-Status General-Register Save Area; or Machine-Check
1284	4740	General-Register Save Area
 <i> </i>		(128 bytes)
12F8	4856	
12FC	4860	
1300		Store-Status PSW Save Area; or Fixed-Logout Area
1304		Sector Seasons for Sure Area, or Fracu-Loyout Area
1308		
130C		
1310	4880	
1314	4884	
1318	4888	Store-Status Prefix Save Area
131C	4892	Store-Status FP-Ctl-Reg Save Area; or MC FP-Ctl-Reg Save Area
1320	4896	
1324	4900	Store-Status TOD Prog Reg Save Area; or MC TOD Prog Reg S A
1328	4904	Store-Status CPU-Timer Save Area; or Machine-Check CPU-Timer
132C	4908	Save Area
1330	4912	Store-Status Clock-Comparator Bits 0-55 Save Area; or
1334	4916	Machine-Check Clock-Comparator Bits 0-55 Save Area
1338	4920	
133C	4924	
1340	4928	Store-Status Access-Register Save Area; or Machine-Check
/	-	Access-Register Save Area (64 bytes)
137C	4988	, · 3,
1380		Store-Status Control-Register Save Area; or Machine-Check
		Control-Register Save Area
1384	4990	(100 1 1
/		/ (128 bytes)
13F8		
13FC	5116	

Figure 3-11 (Part 6 of 6). Assigned Storage Locations

Chapter 4. Control

Stopped, Operating, Load, and Check-Stop	Time-of-Day Clock	. 4-35
States	Format	
Stopped State 4-2	States	. 4-35
Operating State 4-2	Changes in Clock State	. 4-36
Load State 4-2	Setting and Inspecting the Clock	. 4-36
Check-Stop State 4-3	TOD Programmable Register	. 4-37
Program-Status Word 4-3	TOD-Clock Synchronization	. 4-39
Program-Status-Word Format 4-5	Clock Comparator	. 4-39
Control Registers 4-7	CPU Timer	. 4-40
Tracing	Externally Initiated Functions	. 4-41
Control-Register Allocation 4-13	Resets	. 4-41
Trace Entries 4-13	CPU Reset	. 4-45
Operation	Initial CPU Reset	. 4-46
Program-Event Recording 4-24	Subsystem Reset	. 4-46
Control-Register Allocation and	Clear Reset	. 4-46
Address-Space-Control Element 4-24	Power-On Reset	. 4-47
Operation	Initial Program Loading	. 4-47
Identification of Cause 4-26	Store Status	. 4-48
Priority of Indication 4-28	Multiprocessing	. 4-49
Storage-Area Designation 4-29	Shared Main Storage	. 4-49
PER Events	CPU-Address Identification	. 4-49
Successful Branching 4-30	CPU Signaling and Response	. 4-49
Instruction Fetching 4-31	Signal-Processor Orders	. 4-49
Storage Alteration 4-31	Conditions Determining Response	. 4-53
Store Using Real Address 4-32	Conditions Precluding Interpretation of	
Indication of PER Events Concurrently	the Order Code	4-53
with Other Interruption Conditions 4-32	Status Bits	. 4-54
Timing		

This chapter describes in detail the facilities for controlling, measuring, and recording the operation of one or more CPUs.

Stopped, Operating, Load, and Check-Stop States

The stopped, operating, load, and check-stop states are four mutually exclusive states of the CPU. When the CPU is in the stopped state, instructions and interruptions, other than the restart interruption, are not executed. In the operating state, the CPU executes instructions and takes interruptions, subject to the control of the program-status word (PSW) and control registers, and in the manner specified by the setting of the operator-facility rate control. The CPU is in the

load state during the initial-program-loading operation of ESA/390. The CPU enters the check-stop state only as the result of machine malfunctions.

A change between these four CPU states can be effected by use of the operator facilities or by acceptance of certain SIGNAL PROCESSOR orders addressed to that CPU. The states are not controlled or identified by bits in the PSW. The stopped, load, and check-stop states are indicated to the operator by means of the manual indicator, load indicator, and check-stop indicator, respectively. These three indicators are off when the CPU is in the operating state.

The CPU timer is updated when the CPU is in the operating state or the load state. The TOD clock is not affected by the state of any CPU.

© Copyright IBM Corp. 1990-2001 4-1

Stopped State

The CPU changes from the operating state to the stopped state by means of the stop function. The stop function is performed when:

- The stop key is activated while the CPU is in the operating state.
- · The CPU accepts a stop or stop-and-storestatus order specified by a SIGNAL PROCESSOR instruction addressed to this CPU while it is in the operating state.
- · The CPU has finished the execution of a unit of operation initiated by performing the start function with the rate control set to the instruction-step position.

When the stop function is performed, the transition from the operating to the stopped state occurs at the end of the current unit of operation. When the wait-state bit of the PSW is one, the transition takes place immediately, provided no interruptions are pending for which the CPU is enabled. In the case of interruptible instructions, the amount of data processed in a unit of operation depends on the particular instruction and may depend on the model.

Before entering the stopped state by means of the stop function, all pending allowed interruptions occur while the CPU is still in the operating state. They cause the old PSW to be stored and the new PSW to be fetched before the stopped state is entered. While the CPU is in the stopped state, interruption conditions remain pending.

The CPU is also placed in the stopped state when:

- The CPU reset is completed. However, when the reset operation is performed as part of initial program loading for this CPU, then the CPU is placed in the load state and does not necessarily enter the stopped state.
- · An address comparison indicates equality and stopping on the match is specified.

The execution of resets is described in "Resets" on page 4-41, and address comparison is described in "Address-Compare Controls" on page 12-1.

If the CPU is in the stopped state when an INVAL-IDATE PAGE TABLE ENTRY instruction is executed on another CPU in the configuration, the clearing of TLB entries is completed before the CPU leaves the stopped state.

Operating State

The CPU changes from the stopped state to the operating state by means of the start function or when a restart interruption (see Chapter 6, "Interruptions") occurs.

The start function is performed if the CPU is in the stopped state and (1) the start key associated with that CPU is activated or (2) that CPU accepts the start order specified by a SIGNAL PROCESSOR instruction addressed to that CPU. The effect of performing the start function is unpredictable when the stopped state has been entered by means of a reset.

When the rate control is set to the process position and the start function is performed, the CPU starts operating at normal speed. When the rate control is set to the instruction-step position and the wait-state bit is zero, one instruction or, for interruptible instructions, one unit of operation is executed, and all pending allowed interruptions occur before the CPU returns to the stopped state. When the rate control is set to the instruction-step position and the wait-state bit is one, the start function does not cause an instruction to be executed, but all pending allowed interruptions occur before the CPU returns to the stopped state.

Load State

The CPU enters the load state when the loadnormal or load-clear key is activated. (See "Initial Program Loading" on page 4-47. See also "Initial Program Loading" on page 17-14.) This sets the architectural mode to the ESA/390 mode. For ease of reference, the additional elements of the description of the ESA/390 load state are given below.

If the initial-program-loading operation is completed successfully, the CPU changes from the load state to the operating state, provided the rate control is set to the process position; if the rate control is set to the instruction-step position, the CPU changes from the load state to the stopped state.

Check-Stop State

The check-stop state, which the CPU enters on certain types of machine malfunction, is described in Chapter 11, "Machine-Check Handling." The CPU leaves the check-stop state when CPU reset is performed.

Programming Notes:

- 1. Except for the relationship between execution time and real time, the execution of a program is not affected by stopping the CPU.
- 2. When, because of a machine malfunction, the CPU is unable to end the execution of an instruction, the stop function is ineffective, and a reset function has to be invoked instead. A similar situation occurs when an unending string of interruptions results from a PSW with a PSW-format error of the type that is recognized early, or from a persistent interruption condition, such as one due to the CPU timer.
- 3. Pending I/O operations may be initiated, and active I/O operations continue to suspension or completion, after the CPU enters the stopped state. The interruption conditions due to suspension or completion of I/O operations remain pending when the CPU is in the stopped state.

Program-Status Word

The current program-status word (PSW) in the CPU contains information required for the execution of the currently active program. The PSW is 128 bits in length and includes the instruction address, condition code, and other control fields. In general, the PSW is used to control instruction

sequencing and to hold and indicate much of the status of the CPU in relation to the program currently being executed. Additional control and status information is contained in control registers and permanently assigned storage locations.

The status of the CPU can be changed by loading a new PSW or part of a PSW.

Control is switched during an interruption of the CPU by storing the current PSW, so as to preserve the status of the CPU, and then loading a new PSW.

Execution of LOAD PSW or LOAD PSW EXTENDED, or the successful conclusion of the initial-program-loading sequence, introduces a new PSW. The instruction address is updated by sequential instruction execution and replaced by successful branches. Other instructions are provided which operate on a portion of the PSW. Figure 4-1 on page 4-4 summarizes these instructions.

A new or modified PSW becomes active (that is, the information introduced into the current PSW assumes control over the CPU) when the interruption or the execution of an instruction that changes the PSW is completed. The interruption for PER associated with an instruction that changes the PSW occurs under control of the PER mask that is effective at the beginning of the operation.

Bits 0-7 of the PSW are collectively referred to as the system mask.

	Sys: Ma: (PSW I	sk Bits	PSW I (PSW I 8-1		Prob Sta (PSI Bit	te W	Addro Spac Conti (PSW I 16-2	ce rol Bits	Condi Code Progr Mas (PSW I	and ram sk Bits	Mod (P:	ssing de	Exter Addres Mod (PS Bit	ssing de
Instruction	Saved	Set	Saved	Set	Saved	Set	Saved	Set	Saved	Set	Saved	Set	Saved	Set
BRANCH AND LINK BRANCH AND SAVE BRANCH AND SAVE AND SET MODE				- - -		- - -		- - -	24AM - -	- - -	31AM BAM BAM	- Yes¹	- - Yes	- Yes¹
BRANCH AND SET AUTHORITY BRANCH AND SET MODE	- -	-	Yes -	Yes -	Yes -	Yes -	- -	- -	- -	- -	BAM ² BAM ¹		- Yes¹	- Yes¹
BRANCH AND STACK BRANCH IN SUBSPACE GROUP BRANCH RELATIVE AND SAVE BRANCH RELATIVE AND SAVE LONG EXTRACT PSW	Yes - - - Yes	-	Yes Yes		Yes Yes		Yes Yes		Yes - - - Yes		BAM ³ BAM ¹ BAM BAM	BAM - -	Yes - - - Yes	
INSERT PROGRAM MASK INSERT PSW KEY INSERT ADDRESS SPACE CONTROL	- - -	-	- Yes	- - -	- - -	- - -	- Yes	- - -	Yes - -	- - -	- - -	- - -	- - -	- - -
Basic PROGRAM CALL Stacking PROGRAM CALL	- Yes	-	- Yes	- PKC	Yes Yes	Yes Yes	- Yes	- Yes	- Yes	- -	BAM Yes	BAM Yes	- Yes	- Yes
PROGRAM RETURN PROGRAM TRANSFER RESUME PROGRAM SET ADDRESS SPACE CONTROL SET ADDRESSING MODE	- - - -	Yes ⁴ - - -	- - - -	Yes - - -	- - - -	Yes Yes ⁵ - -	- - - -	Yes - Yes Yes -	- - - -	Yes - Yes -	- - - -	Yes BAM Yes - Yes	- - -	Yes - Yes - Yes
SET PROGRAM MASK SET PSW KEY FROM ADDRESS SET SYSTEM MASK STORE THEN AND SYSTEM MASK STORE THEN OR SYSTEM MASK	- - Yes Yes	- Yes ANDs ORs	- - - -	- Yes - -	- - - -		- - - -	- - - -	- - - -	Yes - - - -	- - - -	- - - -		- - - -
TRAP	-	-	-	-	Yes	-	Yes	Yes	Yes	-	Yes	Yes	Yes	-

Explanation:

- No.
- 1 The action takes place only if the associated R field in the instruction is nonzero.
- In the reduced-authority state, the action takes place only if the R_1 field in the instruction 2 is nonzero.
- 3 The action also takes place in the 64-bit addressing mode if the R1 field in the instruction is zero.
- PROGRAM RETURN does not change the PER mask.
- PROGRAM TRANSFER does not change the problem-state bit from one to zero.

Figure 4-1 (Part 1 of 2). Operations on PSW Fields

- BAM The basic-addressing-mode bit is saved or set in the 24-bit or 31-bit addressing mode.
- ANDs The logical AND of the immediate field in the instruction and the current system mask replaces the current system mask.
- ORs The logical OR of the immediate field in the instruction and the current system mask replaces the current system mask.
- PKC When the PSW-key-control bit, bit 131 of the entry-table entry, is zero, the PSW key remains unchanged. When the PSW-key-control bit is one, the PSW key is set with the entry key, bits 136-139 of the entry-table entry.
- 24AM The condition code and program mask are saved in the 24-bit addressing mode.
- 31AM The basic-addressing-mode bit is saved in the 31-bit addressing mode.

Figure 4-1 (Part 2 of 2). Operations on PSW Fields

Programming Note: A summary of the operations which save or set the problem state, addressing mode, and instruction address is contained in "Subroutine Linkage without the Linkage Stack" on page 5-10.

Program-Status-Word Format




Figure 4-2. PSW Format

The following is a summary of the functions of the PSW fields. (See Figure 4-2.)

PER Mask (R): Bit 1 controls whether the CPU is enabled for interruptions associated with programevent recording (PER). When the bit is zero, no PER event can cause an interruption. When the bit is one, interruptions are permitted, subject to the PER-event-mask bits in control register 9.

DAT Mode (T): Bit 5 controls whether implicit dynamic address translation of logical and instruction addresses used to access storage takes place. When the bit is zero, DAT is off, and

logical and instruction addresses are treated as real addresses. When the bit is one, DAT is on, and the dynamic-address-translation mechanism is invoked.

I/O Mask (IO): Bit 6 controls whether the CPU is enabled for I/O interruptions. When the bit is zero, an I/O interruption cannot occur. When the bit is one, I/O interruptions are subject to the I/O-interruption subclass-mask bits in control register 6. When an I/O-interruption subclass-mask bit is zero, an I/O interruption for that I/O-interruption subclass cannot occur; when the I/O-interruption subclass-mask bit is one, an I/O interruption for that I/O-interruption subclass can occur.

External Mask (EX): Bit 7 controls whether the CPU is enabled for interruption by conditions included in the external class. When the bit is zero, an external interruption cannot occur. When the bit is one, an external interruption is subject to the corresponding external subclass-mask bits in control register 0; when the subclass-mask bit is zero, conditions associated with the subclass cannot cause an interruption; when the subclass-mask bit is one, an interruption in that subclass can occur.

PSW Key: Bits 8-11 form the access key for storage references by the CPU. If the reference is subject to key-controlled protection, the PSW key is matched with a storage key when information is stored or when information is fetched from a location that is protected against fetching. However, for one of the operands of each of MOVE TO PRIMARY, MOVE TO SECONDARY, MOVE WITH KEY, MOVE WITH SOURCE KEY, and MOVE WITH DESTINATION KEY, an access

key specified as an operand is used instead of the PSW key.

Machine-Check Mask (M): Bit 13 controls whether the CPU is enabled for interruption by machine-check conditions. When the bit is zero, a machine-check interruption cannot occur. When the bit is one, machine-check interruptions due to system damage and instruction-processing damage are permitted, but interruptions due to other machine-check-subclass conditions are subject to the subclass-mask bits in control register 14.

Wait State (W): When bit 14 is one, the CPU is waiting; that is, no instructions are processed by the CPU, but interruptions may take place. When bit 14 is zero, instruction fetching and execution occur in the normal manner. The wait indicator is on when the bit is one.

Problem State (P): When bit 15 is one, the CPU is in the problem state. When bit 15 is zero, the CPU is in the supervisor state. In the supervisor state, all instructions are valid. In the problem state, only those instructions are valid that provide meaningful information to the problem program and that cannot affect system integrity; such instructions are called unprivileged instructions. The instructions that are never valid in the problem state are called privileged instructions. When a CPU in the problem state attempts to execute a privileged instruction, a privilegedoperation exception is recognized. Another group of instructions, called semiprivileged instructions, are executed by a CPU in the problem state only if specific authority tests are met; otherwise, a privileged-operation exception or a specialoperation exception is recognized.

Address-Space Control (AS): Bits 16 and 17, in conjunction with PSW bit 5, control the translation mode. See "Translation Modes" on page 3-28.

Condition Code (CC): Bits 18 and 19 are the two bits of the condition code. The condition code is set to 0, 1, 2, or 3, depending on the result obtained in executing certain instructions. Most arithmetic and logical operations, as well as some other operations, set the condition code. The instruction BRANCH ON CONDITION can specify

any selection of the condition-code values as a criterion for branching. A table in Appendix C summarizes the condition-code values that may be set for all instructions which set the condition code of the PSW.

Program Mask: Bits 20-23 are the four programmask bits. Each bit is associated with a program exception, as follows:

Program- Mask Bit	Program Exception
20	Fixed-point overflow
21	Decimal overflow
22	HFP exponent underflow
23	HFP significance

When the mask bit is one, the exception results in an interruption. When the mask bit is zero, no interruption occurs. The setting of the HFP-exponent-underflow-mask bit or the HFP-significance-mask bit also determines the manner in which the operation is completed when the corresponding exception occurs.

Extended Addressing Mode (EA): Bit 31 controls the size of effective addresses and effective-address generation in conjunction with bit 32, the basic-addressing-mode bit. When bit 31 is zero, the addressing mode is controlled by bit 32. When bits 31 and 32 are both one, 64-bit addressing is specified.

Basic Addressing Mode (BA): Bits 31 and 32 control the size of effective addresses and effective-address generation. When bits 31 and 32 are both zero, 24-bit addressing is specified. When bit 31 is zero and bit 32 is one, 31-bit addressing is specified. When bits 31 and 32 are both one, 64-bit addressing is specified. Bit 31 one and bit 32 zero is an invalid combination that causes a specification exception to be recognized. The addressing mode does not control the size of PER addresses or of addresses used to access DAT, ASN, dispatchable-unit-control, linkage, entry, and trace tables or access lists or the linkage stack. See "Address Generation" on page 5-7 and "Address Size and Wraparound" on page 3-5. The control of the addressing mode by bits 31 and 32 of the PSW is summarized as follows:

PSW.31	PSW.32	Addressing Mode
0	0	24-bit
0	1	31-bit
1	1	64-bit

Instruction Address: Bits 64-127 of the PSW are the instruction address. This address designates the location of the leftmost byte of the next instruction to be executed, unless the CPU is in the wait state (bit 14 of the PSW is one).

Bit positions 0, 2-4, 24-30, and 33-63 are unassigned and must contain zeros. A specification exception is recognized when these bit positions do not contain zeros.

When bits 31 and 32 of the PSW specify the 24-bit addressing mode, bits 64-103 of the instruction address must be zeros, or, when bits 31 and 32 specify the 31-bit mode, bits 64-96 must be zeros. Otherwise, a specification exception is recognized. A specification exception is also recognized when bit 31 is one and bit 32 is zero or when bit position 12 does not contain a zero.

LOAD PSW EXTENDED has a 16-byte second operand. The instruction loads the operand unchanged and without examination as the current PSW.

LOAD PSW has an eight-byte second operand. The operand is treated as an ESA/390 PSW, except that bit 31 (the z/Architecture extended-addressing-mode bit) may be one.




Figure 4-3. ESA/390 PSW Format, Except Bit 31 Shown as EA

Depending on the model, either LOAD PSW recognizes a specification exception if bit 12 of its second operand is not one or this error is indicated by an early specification exception after the completion of the execution of LOAD PSW. LOAD PSW loads bits 0-32 of its second operand, except with bit 12 inverted, and bits 33-63 of the operand as bits 0-32 and 97-127, respectively, of

the current PSW, and it sets bits 33-96 of the current PSW to zeros.

Control Registers

The control registers provide for maintaining and manipulating control information outside the PSW. There are sixteen 64-bit control registers.

The LOAD CONTROL (LCTLG) instruction causes all control-register bit positions within those registers designated by the instruction to be loaded The LOAD CONTROL (LCTL) from storage. instruction loads only bit positions 32-63 of the control registers, and bits 0-31 of the registers remain unchanged. The instructions BRANCH AND SET AUTHORITY, BRANCH IN SUBSPACE GROUP, LOAD ADDRESS SPACE PARAME-TERS, SET SECONDARY ASN, BRANCH AND STACK, PROGRAM CALL, PROGRAM RETURN, and PROGRAM TRANSFER provide specialized functions to place information into certain controlregister bit positions.

Information loaded into the control registers becomes active (that is, assumes control over the system) at the completion of the instruction that causes the information to be loaded.

At the time the registers are loaded, the information is not checked for exceptions, such as an address designating an unavailable or protected location. The validity of the information is checked and the exceptions, if any, are indicated at the time the information is used.

The STORE CONTROL (STCTG) instruction causes the contents of all control-register bit positions, within those registers designated by the instruction, to be placed in storage. The STORE CONTROL (STCTL) instruction places the contents of bit positions 32-63 of the control registers in storage, and bits 0-31 of the registers are ignored. The instructions EXTRACT PRIMARY ASN, EXTRACT SECONDARY ASN, and PROGRAM CALL provide specialized functions to obtain information from certain control-register bit positions.

Only the general structure of the control registers is described here; the definition of a particular control-register bit position appears in the description of the facility with which the position is associated. Figure 4-4 on page 4-8 shows the

control-register bit positions which are assigned and the initial values of the positions upon execution of initial CPU reset. All control-register bit positions not listed in the figure are initialized to zero.

Programming Notes:

- The detailed definition of a particular controlregister bit position can be located by referring to the entry "control-register assignment" in the Index.
- To ensure that existing programs operate correctly if and when new facilities using additional control-register bit positions are installed, the program should load zeros in unassigned positions.

Ctrl Reg	Bits	Name of Field	Associated with	Initial Value
0 0 0 0 0 0 0 0 0 0 0	33 34 35 36 37 38 39 45 48 49 50 52 53 54 56 57 58	SSM-suppression control TOD-clock-sync control Low-address-protection control Extraction-authority control Secondary-space control Fetch-protection-override control Storage-protection-override control AFP-register control Malfunction-alert subclass mask Emergency-signal subclass mask External-call subclass mask Clock-comparator subclass mask CPU-timer subclass mask Service-signal subclass mask Unused¹ Interrupt-key subclass mask Unused¹	SET SYSTEM MASK TOD clock Low-address protection Instruction authorization Instruction authorization Key-controlled protection Key-controlled protection Floating point External interruptions	0 0 0 0 0 0 0 0 0 0 0 0
0	59 61	ETR subclass mask Crypto control	External interruptions Cryptography	0 0
1 1 1 1 1 1 1	0-51 0-51 0-51 54 55 56	Primary region-table origin ² Primary segment-table origin ² Primary real-space token origin ² Primary subspace-group control Primary private-space control Primary storage-alteration-event control Primary space-switch-event control Primary real-space control	Dynamic address translation Dynamic address translation Dynamic address translation Subspace groups Dynamic address translation Program-event recording Program interruptions Dynamic address translation	0 0 0 0 0
1 1	62-63	Primary designation-type control ³ Primary table length ³	Dynamic address translation Dynamic address translation	0
2	33-57	Dispatchable-unit-control-table origin	Access-register translation	0
3	32-47 48-63	PSW-key mask Secondary ASN	Instruction authorization Address spaces	0
4 4		Authorization index Primary ASN	Instruction authorization Address spaces	0

Figure 4-4 (Part 1 of 3). Assignment of Control-Register Fields

Ctrl Reg	Bits	Name of Field	Associated with	Initial Value
5	33-57	Primary-ASN-second-table-entry origin	Access-register translation	0 0
6	32-39	I/O-interruption subclass mask	I/O interruptions	0
7	0-51	Secondary segment-table origin ²	Dynamic address translation	0
7	0-51	Secondary region-table origin ²	Dynamic address translation	0
7	0-51	Secondary real-space token origin ²	Dynamic address translation	0
7	54	Secondary subspace-group control	Subspace groups	0
7	55	Secondary private-space control	Dynamic address translation	0
7	56	Secondary storage-alteration-event control	Program-event recording	0
7	58	Secondary real-space control	Dynamic address translation	0
7	60-61	Secondary designation-type control ³	Dynamic address translation	0
7	62-63	Secondary table length ³	Dynamic address translation	0
8		Extended authorization index Monitor masks	Access-register translation MONITOR CALL	0 0
9	32	Successful-branching-event mask	Program-event recording	0
9	33	Instruction-fetching-event mask	Program-event recording	0
9	34	Storage-alteration-event mask	Program-event recording	0
9	36	Store-using-real-address-event mask	Program-event recording	0
9	40	Branch-address control	Program-event recording	0
9	42	Storage-alteration-space control	Program-event recording	0
10	0-63	PER starting address	Program-event recording	0
11	0-63	PER ending address	Program-event recording	0
12	0	Branch-trace control	Tracing	0
12	1	Mode-trace control	Tracing	0
12		Trace-entry address	Tracing	0
12	62	ASN-trace control	Tracing	0
12	63	Explicit-trace control	Tracing	0
13	0-51	Home segment-table origin ²	Dynamic address translation	0
13	0-51	Home region-table origin ²	Dynamic address translation	0
13		Home real-space token origin ²	Dynamic address translation	0
13 13	55 56	Home private-space control Home storage-alteration-event	Dynamic address translation Program-event recording	0 0
13	57	control Home space-switch-event control	Program interruptions	0
13	58	Home real-space control	Dynamic address translation	Ö
13		Home designation-type control ³	Dynamic address translation	Ö
		Home table length ³	Dynamic address translation	0

Figure 4-4 (Part 2 of 3). Assignment of Control-Register Fields

1

Ctrl Reg	Bits	Name of Field	Associated with	Initial Value
14 14 14	32 33 35	Unused¹ Unused¹ Channel-report-pending subclass	I/O machine-check handling	1 1 0
14 14 14 14		mask Recovery subclass mask Degradation subclass mask External-damage subclass mask Warning subclass mask	Machine-check handling Machine-check handling Machine-check handling Machine-check handling	0 0 1 0
14 14 14	44	TOD-clock-control-override control ASN-translation control ASN-first-table origin	TOD clock Instruction authorization ASN translation	0 0 0
15	0-60	Linkage-stack-entry address	Linkage-stack operations	0

Explanation:

The fields not listed are unassigned. The initial value for all unlisted control-register bit positions is zero.

- This bit is not used but is initialized to one for consistency with the System/370 definition.
- The address-space-control element (ASCE) in the control register has one of three formats, depending on bit 58 of the register, the real-space control, and bits 60 and 61 of the register, the designation-type control. When bit 58 is zero, the ASCE is a region-table designation if bits 60 and 61 are 11, 10, or 01 binary, or it is a segment-table designation if bits 60 and 61 are 00 binary. When bit 58 is one, the ASCE is a real-space designation. Bits 0-51 are the region-table origin, the segment-table origin or the real-space token origin, depending on whether the ASCE is a region-table designation, a segment-table designation, or a real-space designation, respectively.
- Bits 60-63 are assigned when the ASCE in the control register is a regiontable designation or a segment-table designation.

Figure 4-4 (Part 3 of 3). Assignment of Control-Register Fields

Tracing

Tracing assists in the determination of system problems by providing an ongoing record in storage of significant events. Tracing consists of four separately controllable functions which cause entries to be made in a trace table: tracing, ASN tracing, mode tracing, and explicit tracing. Branch tracing, ASN tracing, and mode tracing together are referred to as implicit tracing.

When branch tracing is on, a branch trace entry is made in the trace table for each execution of certain branch instructions when they cause branching. The branch address is placed in the trace entry. The trace entry also indicates the following about the addressing mode in effect after branching and the branch address: (1) the CPU is in the 24-bit addressing mode, (2) the CPU either is in the 31-bit addressing mode or is in the 64-bit addressing mode and bits 0-32 of the branch address are all zeros, or (3) the CPU is in the 64-bit addressing mode and bits 0-32 of the branch address are not all zeros. The branch instructions that are traced are:

- BRANCH AND LINK (BALR only) when the R₂ field is not zero
- BRANCH AND SAVE (BASR only) when the R₂ field is not zero
- BRANCH AND SAVE AND SET MODE when the R2 field is not zero
- BRANCH AND SET AUTHORITY
- BRANCH AND STACK when the R₂ field is not zero
- BRANCH IN SUBSPACE GROUP
- RESUME PROGRAM

TRAP

However, a branch trace entry is made for BRANCH IN SUBSPACE GROUP only if ASN tracing is not on.

If both branch tracing and mode tracing are on and BRANCH AND SAVE AND SET MODE or RESUME PROGRAM changes the extendedaddressing-mode bit, PSW bit 31, a modeswitching-branch trace entry is made instead of a branch trace entry.

When ASN tracing is on, an entry named the same as the instruction is made in the trace table for each execution of the following instructions:

- BRANCH IN SUBSPACE GROUP
- PROGRAM CALL
- PROGRAM RETURN
- PROGRAM TRANSFER
- SET SECONDARY ASN

However, the entry for PROGRAM RETURN is made only when PROGRAM RETURN unstacks a linkage-stack state entry that was formed by PROGRAM CALL, not when PROGRAM RETURN unstacks an entry formed by BRANCH AND STACK.

If both ASN tracing and mode tracing are on and PROGRAM CALL changes PSW bit 31, first a PROGRAM CALL trace entry is made, and then a mode-switch trace entry is made.

Mode tracing records a switch from a basic (24-bit or 31-bit) addressing mode to the extended (64-bit) addressing mode or from the extended mode to a basic mode.

When mode tracing is on, a mode-switch trace entry is made in the trace table for each execution of the following instructions if the execution changes PSW bit 31:

- BRANCH AND SAVE AND SET MODE
- BRANCH AND SET MODE
- PROGRAM CALL
- PROGRAM RETURN
- RESUME PROGRAM
- SET ADDRESSING MODE

However, a mode-switch trace entry is not made for PROGRAM RETURN if ASN tracing is on and PROGRAM RETURN unstacks a state entry formed by PROGRAM CALL; a PROGRAM RETURN trace entry is made instead, and it contains information about PSW bit 31.

BRANCH AND SAVE AND SET MODE and RESUME PROGRAM cause trace entries to be made as follows: a branch trace entry if only branch tracing is on, a mode-switching-branch trace entry if both branch tracing and mode tracing are on, or a mode-switch trace entry if only mode tracing is on.

The trace entries produced by implicit tracing are summarized in Figure 4-5 on page 4-12.

When explicit tracing is on, execution of TRACE (TRACE or TRACG) causes an entry to be made in the trace table. The entry for TRACE (TRACE) includes bits 16-63 from the TOD clock, the second operand of the TRACE instruction, and bits 32-63 of a range of general registers. The entry for TRACE (TRACG) is the same except that it includes bits 0-79 from the TOD clock and bits 0-63 of a range of general registers.

		Implicit Tracing Enabled									
T	Branch	ASN	Mode	Branch and ASN	Branch and Mode	ASN and Mode	A11				
Instruc- tion		Trace Entries Made									
BAKR	В	-	_	В	В	_	В				
BALR	В	-	_	В	В	_	В				
BASR	В	-	_	В	В	_	В				
BASSM	В	-	MS	В	B MSB	MS	B MSB				
BSA	В	-	_	В	В	_	В				
BSG	В	BSG	_	BSG	В	BSG	BSG				
BSM	-	-	MS	_	MS	_	MS				
PC	-	PC	MS	PC	MS	PC & MS	PC & MS				
PR-b	-	-	MS	-	MS	MS	MS				
PR-pc	-	PR	MS	PR	MS	PR	PR				
PT	-	PT	_	PT	_	PT	PT				
RP	В	-	MS	В	B MSB	MS	B MSB				
SASN	-	SASN	-	SASN	-	SASN	SASN				
SAM24/ 31/64	-	-	MS	-	MS	MS	MS				
TRAP2/4	В	-	_	В	В	_	В				
Explanat	ion:				•						
- None.											

- None.
- The case when PROGRAM RETURN unstacks a branch state -b entry.
- -pc The case when PROGRAM RETURN unstacks a program-call state entry.
- OR.
- AND.

Figure 4-5 (Part 1 of 2). Summary of Implicit Tracing


Explanation (Continued):

- Branch trace entry. Made only if the branch is taken and a mode-switching-branch trace entry is not made.
- Mode-switch trace entry. Made only if PSW bit 31 is MS changed.
- Mode-switching-branch trace entry. Made only if PSW bit 31 is changed (which can occur only if the branch is taken).

Figure 4-5 (Part 2 of 2). Summary of Implicit Tracing

Control-Register Allocation

The information to control tracing is contained in control register 12 and has the following format:



Branch-Trace-Control Bit (B): Bit 0 of control register 12 controls whether branch tracing is turned on or off. If the bit is zero, branch tracing is off; if the bit is one, branch tracing is on.

Mode-Trace-Control Bit (M): Bit 1 of control register 12 controls whether mode tracing is turned on or off. If the bit is zero, mode tracing is off; if the bit is one, mode tracing is on.

Trace-Entry Address: Bits 2-61 of control register 12, with two zero bits appended on the left and two on the right, form the real address of the next trace entry to be made.

ASN-Trace-Control Bit (A): Bit 62 of control register 12 controls whether ASN tracing is turned on or off. If the bit is zero, ASN tracing is off; if the bit is one, ASN tracing is on.

Explicit-Trace-Control Bit (E): Bit 63 of control register 12 controls whether explicit tracing is turned on or off. If the bit is zero, explicit tracing is off, which causes the TRACE instruction to be executed as a no-operation; if the bit is one, the execution of the TRACE instruction creates an

entry in the trace table, except that no entry is made when bit 0 of the second operand of the TRACE instruction is one.

Trace Entries

Trace entries are of nine types, with most types having more than one detailed format. The types and numbers of formats are as follows:

- Branch (three formats)
- BRANCH IN SUBSPACE GROUP (two formats)
- Mode switch (three formats)
- Mode-switching branch (three formats)
- PROGRAM CALL (two formats)
- PROGRAM RETURN (nine formats)
- PROGRAM TRANSFER (three formats)
- SET SECONDARY ASN (one format)
- TRACE (two formats)

The entries are shown in Figure 4-6 on page 4-14. In that figure, each entry is labeled with "Fn," indicating a format number, to allow references to each format within a trace-entry type. Also, "Branch," referring to the mnemonic of an instruction that causes a branch trace entry, refers to BAKR, BALR, BASR, BASSM, BSA, or BSG.

Figure 4-7 on page 4-20 lists the trace entries in ascending order of values in bit fields that identify the entries.

F1 Branch (Branch, RP, or TRAP2/4 when Resulting Mode Is 24-Bit)

	00000000	Bits	40-63	of	Branch	Adr.
()	8				31

F2 Branch (Branch, RP, or TRAP2/4 when Resulting Mode Is 31-Bit, or when Resulting PSW Bit 31 Is One (See Note) and Bits 0-32 of Branch Address Are All Zeros)

1		Bits	33-63	of	Branch	Address	
0	1						31

F3 Branch (Branch, RP, or TRAP2/4 when Resulting PSW Bit 31 Is One (See Note) and Bits 0-32 of Branch Address Are Not All Zeros)

	01010010	1100		A11	Zeros		Bits	0-31	of	Branch	Address	
()	8	12			32						63

F1 BRANCH IN SUBSPACE GROUP (if ASN Tracing on, in 24-Bit or 31-Bit Mode)

	01000001	Р	Bits 9-31 of ALET	Α	Bits 33-63 of Branch Address	
()	8	•	32	?	63

F2 BRANCH IN SUBSPACE GROUP (if ASN Tracing on, in 64-Bit Mode)

	01000010	Р	Bits 9-31 of ALET	Bits 0-31 of Branch Address	
6)	8	3	2	63

```
Bits 32-63 of Branch Address
64
                                   95
```

F1 Mode Switch (BASSM, BSM, PC, PR, RP, or SAM64 from 24-Bit or 31-Bit Mode when Resulting PSW Bit 31 Is One (See Note))

	01010001	0011		A11	Zeros	А	Updated Instruction Address	
()	8	12			32	(53

Figure 4-6 (Part 1 of 7). Trace Entries

F2 Mode Switch (BASSM, BSM, PC, PR, RP, SAM24, or SAM31 from 64-Bit Mode to 24-Bit or 31-Bit Mode when Bits 0-31 of Updated Instruction Address Are All Zeros)

	01010001	0010		A11	Zeros	Bits	32-63	of	Updated	Inst.	Adr.
()	8	12		,	32					63

F3 Mode Switch (BASSM, BSM, PC, PR, RP, SAM24, or SAM31 from 64-Bit Mode to 24-Bit or 31-Bit Mode when Bits 0-31 of Updated Instruction Address Are Not All Zeros)

	01010010	0110		A11	Zeros	Bits	0-31	of	Updated	Inst.	Adr.
()	8	12		3	32					6



F1 Mode-Switching Branch (BASSM or RP from 64-Bit Mode to 24-Bit or 31-Bit Mode)

	01010001	1010	A11	Zeros	Α	Branch Address	
(9	8	12		32		53

F2 Mode-Switching Branch (BASSM or RP from 24-Bit or 31-Bit Mode when Resulting PSW Bit 31 Is One (See Note) and Bits 0-31 of Branch Address Are All Zeros)

	01010001	1011		A11	Zeros		Bits	32-63	of	Branch	Address	
(9	8	12			32						63

F3 Mode-Switching Branch (BASSM or RP from 24-Bit or 31-Bit Mode when Resulting PSW Bit 31 Is One (See Note) and Bits 0-31 of Branch Address Are Not All Zeros

	01010010	1111		A11	Zeros		Bits 0-31 of Branch Address	
6)	8	12			32	2	63

Figure 4-6 (Part 2 of 7). Trace Entries

F1 PROGRAM CALL (in 24-Bit or 31-Bit Mode, Regardless of Resulting Mode)


	00100001	PSW Key	PC Number	А	Bits 33-62 of Return Address	Р	
(9	8	12	32		63	3

F2 PROGRAM CALL (in 64-Bit Mode, Regardless of Resulting Mode)


	00100010	PSW Key	PC	Number	Bits	0-31	of	Return Address	
0)	8	12	3	32				63

	Bits	32-62	of	Return	Address	Р	
64						95	õ

F1 PROGRAM RETURN (in 24-Bit or 31-Bit Mode when Resulting Mode Is 24-Bit or 31-Bit)




F2 PROGRAM RETURN (in 64-Bit Mode when Bits 0-31 of Updated Instruction Address Are All Zeros and Resulting Mode Is 24-Bit or 31-Bit)



Bits 32-63 of Updated Inst. Adr. 95 64

Figure 4-6 (Part 3 of 7). Trace Entries


F3 PROGRAM RETURN (in 64-Bit Mode when Bits 0-31 of Updated Instruction Address Are Not All Zeros and Resulting Mode Is 24-Bit or 31-Bit)



Updated Instruction Address


64 127

F4 PROGRAM RETURN (in 24-Bit or 31-Bit Mode when Resulting PSW Bit 31 Is One (See Note) and Bits 0-31 of Return Address Are All Zeros)



A Bits 33-63 of Updated Inst. Adr. 95 64


F5 PROGRAM RETURN (in 64-Bit Mode when Bits 0-31 of Updated Instruction Address Are All Zeros, Resulting PSW Bit 31 Is One (See Note), and Bits 0-31 of Return Address Are All Zeros)



Bits 32-63 of Updated Inst. Adr.

95 64

F6 PROGRAM RETURN (in 64-Bit Mode when Bits 0-31 of Updated Instruction Address Are Not All Zeros, Resulting PSW Bit 31 Is One (See Note), and Bits 0-31 of Return Address Are All Zeros)



Updated Instruction Address

64 127

Figure 4-6 (Part 4 of 7). Trace Entries

F7 PROGRAM RETURN (in 24-Bit or 31-Bit Mode when Resulting PSW Bit 31 Is One (See Note) and Bits 0-31 of Return Address Are Not All Zeros)

	00110011	PSW Key	1100	New PASN	Bits 0-31 of Return Address	
(9	8	12	16	32	63


Bits 32-62 of Return Address	РА	Updated Instruction Address
64	96	127

F8 PROGRAM RETURN (in 64-Bit Mode when Bits 0-31 of Updated Instruction Address Are All Zeros, Resulting PSW Bit 31 Is One (See Note), and Bits 0-31 of Return Address Are Not All Zeros)

	00110011	PSW Key	1110	New PASN	Bits 0-31 of Return Address	
(9	8	12 :	1.6	32	63

	Bits 32-62 of Return Address	Р	Bits	32-63	of	Updated	Inst.	Adr.	
64		(96					127	,

F9 PROGRAM RETURN (in 64-Bit Mode when Bits 0-31 of Updated Instruction Address Are Not All Zeros, Resulting PSW Bit 31 Is One (See Note), and Bits 0-31 of Return Address Are Not All Zeros)



Bits 32-63 of Updated Inst. Adr.

128 159

F1 PROGRAM TRANSFER (in 24-Bit or 31-Bit Mode)

	00110001	PSW Key	0000	New	PASN	В	its	32-63 o	f R2	Before	
()	8	12	16		32					63


Figure 4-6 (Part 5 of 7). Trace Entries

F2 PROGRAM TRANSFER (in 64-Bit Mode when Bits 0-31 of R2 Are All Zeros)

PSW | 00110001 Key 1000 | New PASN | Bits 32-63 of R2 Before

0 8 12 16 32 63

F3 PROGRAM TRANSFER (in 64-Bit Mode when Bits 0-31 of R2 Are Not All Zeros)




Bits 32-63 of R₂ Before 95

F1 SET SECONDARY ASN


	00010000	00000000	New	SASN
()	8	16	31

F1 TRACE (TRACE)






F2 TRACE (TRACG)



TOD-Clock Bits 48-79 TRACE Operand

64 96 127



128 127 + 64(N+1)

Figure 4-6 (Part 6 of 7). Trace Entries

Note: The terminology "when Resulting PSW Bit 31 Is One" is used instead of "when Resulting Mode Is 64-Bit" because, if the resulting PSW bit 32 is zero, an early specification exception will be recognized. PROGRAM RETURN can set PSW bit 31 to one and bit 32 to zero.

Figure 4-6 (Part 7 of 7). Trace Entries

Tunan Fi	. + [):+a	Trace Entry	
Trace-E	8-11	12-15	Туре	For-
00000000 00010000 00100001 00100010 00110001		0000	Branch SET SECONDARY ASN PROGRAM CALL PROGRAM CALL PROGRAM TRANSFER	1 1 1 2 1
00110001 00110010 00110010 00110010 00110010		1000 0000 0010 1000 1010	PROGRAM TRANSFER PROGRAM RETURN PROGRAM RETURN PROGRAM RETURN PROGRAM RETURN	2 1 2 4 5
00110010 00110011 00110011 00110011 00110011		1100 0011 1011 1100 1110	PROGRAM TRANSFER PROGRAM RETURN PROGRAM RETURN PROGRAM RETURN PROGRAM RETURN	3 3 6 7 8
00110100 01000001 01000010 01010001 01010001	0010 0011	1111	PROGRAM RETURN BRANCH IN SUBSPACE GROUP BRANCH IN SUBSPACE GROUP Mode Switch Mode Switch	9 1 2 2 1
01010001 01010001 01010010 01010010 01010010	1010 1011 0110 1100 1111		Mode-Switching Branch Mode-Switching Branch Mode Switch Branch Mode-Switching Branch	1 2 3 3 3
0111 0111 1	0		TRACE TRACE Branch	1 2 2

Figure 4-7. Trace Entries Arranged by Identifying Bits

The fields in the trace entries are defined as follows. The fields are described in the order in which they first appear in Figure 4-6 on page 4-14.

Branch Address: The branch address is the address of the next instruction to be executed when the branch is taken. In a branch trace entry made when the 24-bit addressing mode is in effect after branching (a format-1 entry), bit positions 8-31 contain bits 40-63 of the branch address. When the 31-bit addressing mode is in effect after branching or PSW bit 31 is one after branching and bits 0-32 of the branch address are all zeros, bit positions 1-31 of the trace entry (format 2) contain bits 33-63 of the branch address. When PSW bit 31 is one after branching and bits 0-32 of the branch address are not all zeros, bit positions 32-95 of the trace entry (format 3), contain bits 0-63 of the branch address.

In a BRANCH IN SUBSPACE GROUP trace entry made on execution in the 24-bit or 31-bit addressing mode, bit positions 33-63 of the trace entry (format 1) contain bits 33-63 of the branch address, or, in the 64-bit addressing mode, bit positions 32-95 of the trace entry (format 2) contain bits 0-63 of the branch address.

In a mode-switching-branch trace entry made on a switch from the 64-bit addressing mode to the 24-bit or 31-bit addressing mode, bit positions 33-63 of the entry (format 1) contain bits 33-63 of the branch address; or, on a switch from PSW bit 31 being off to the bit being on, bit positions 32-63 of the entry (format 2) contain bits 32-63 of the branch address if bits 0-31 of the branch address are zeros, or bits 32-95 of the entry (format 3) contain bits 0-63 of the branch address if bits 0-31 of the branch address are not all zeros.

Primary-List Bit (P) and Bits 9-31 of ALET: Bit position 8 of a BRANCH IN SUBSPACE GROUP trace entry contains bit 7 of the access-list-entry token (ALET) in the access register designated by the R₂ field of the instruction. Bit positions 9-31 of the trace entry contain bits 9-31 of the ALET.

Basic-Addressing-Mode Bit (A): Bit position 32 of a BRANCH IN SUBSPACE GROUP trace entry made on execution in the 24-bit or 31-bit addressing mode (a format-1 entry) contains the basic-addressing-mode bit that replaces bit 32 of the PSW.

Bit position 32 of a mode-switch trace entry that indicates a switch from PSW bit 31 being off to the bit being on (a format-1 entry) contains the value of PSW bit 32 that existed before the mode-switch operation.

Bit position 32 of a mode-switching-branch trace entry that indicates a switch from the 64-bit addressing mode to the 24-bit or 31-bit addressing mode (a format-1 entry) contains the value that replaces PSW bit 32.

Bit position 32 of a PROGRAM CALL trace entry made on execution in the 24-bit or 31-bit addressing mode (regardless of the resulting addressing mode) (a format-1 entry) contains the basic-addressing-mode bit, bit 32, from the current PSW.

Bit position 32 of a PROGRAM RETURN trace entry made when the resulting addressing mode is the 24-bit or 31-bit mode (a format-1, format-2, or format-3 entry) contains the basic-addressing-mode bit that replaces bit 32 of the PSW.

Bit position 64 of a PROGRAM RETURN trace entry made in the 24-bit or 31-bit addressing mode when the return address occupies only one word in the entry, (a format-1 or format-4 entry), contains the value of PSW bit 32 that existed before the PROGRAM RETURN operation. When the return address occupies two words (a format-7 entry), bit position 96 contains that value of PSW bit 32.

Updated Instruction Address: Bit positions 33-63 of a mode-switch trace entry that indicates a switch from PSW bit 31 being off to the bit being on (a format-1 entry) contains bits 33-63 of the updated instruction address in the PSW (bits 97-127 of the PSW) before that address is replaced, if it is replaced, by the mode-switch operation. Bit positions 32-63 of a mode-switch trace entry (format 2) that indicates a switch from the 64-bit addressing mode to the 24-bit or 31-bit addressing mode contains bits 32-63 of the updated instruction address in the PSW (bits 96-127 of the PSW) before that address is replaced, if it is replaced, by the mode-switch operation, if bits 0-31 of the updated instruction address are zeros; or bit positions 32-95 of the trace entry (format 3) contain bits 0-63 of that updated instruction address (bits 64-127 of the PSW) if bits 0-31 of the address are not all zeros.

The following description of a PROGRAM RETURN trace entry applies when the return address in the entry occupies only one word in the entry. Bit positions 65-95 of the trace entry made on execution in the 24-bit or 31-bit addressing mode (a format-1 or format-4 entry) contain bits 33-63 of the updated instruction address in the PSW (bits 97-127 of the PSW) before that address is replaced from the linkage-stack state entry; or, when the execution is in the 64-bit addressing mode, bit positions 64-95 of the trace entry (format 2 or 5) contain bits 32-63 of that updated instruction address (bits 96-127 of the PSW) if bits 0-31 of the address are zeros, or bit positions 64-127 of the trace entry (format 3 or 6) contain bits 0-63 of that updated instruction address (bits 64-127 of the PSW) if bits 0-31 of the address are not all zeros. If the return

address in the PROGRAM RETURN trace entry occupies two words, the updated instruction address in the entry is moved one word to the right in the entry (formats 7-9).

PSW Kev: Bit positions 8-11 of a PROGRAM CALL, PROGRAM TRANSFER, or PROGRAM RETURN trace entry contain the PSW key from the current PSW.

PC Number: Bit positions 12-31 of a PROGRAM CALL trace entry contain the value of the rightmost 20 bits of the second-operand address.

Return Address: Bit positions 33-62 of a PROGRAM CALL trace entry made on execution in the 24-bit or 31-bit addressing mode (a format-1 entry) contain bits 33-62 of the updated instruction address in the PSW (bits 97-126 of the PSW) before that address is replaced from the entrytable entry; or, when the execution is in the 64-bit addressing mode, bit positions 32-94 of the trace entry (format 2) contain bits 0-62 of that updated instruction address (bits 64-126 of the PSW).

Bit positions 33-62 of a PROGRAM RETURN trace entry made when the resulting addressing mode is the 24-bit or 31-bit mode (a format-1, format-2, or format-3 entry) contain bits 33-62 of the instruction address that replaces bits 64-127 of the PSW; or, when the resulting PSW bit 31 is one (which causes the addressing mode be the 64-bit mode unless the resulting PSW bit 32 is zero), bit positions 32-62 of the trace entry (formats 4-6) contain bits 32-62 of that instruction address if bits 0-31 of the address are zeros, or bit positions 32-94 of the trace entry (formats 7-9) contain bits 0-62 of that instruction address if bits 0-31 of the address are not all zeros.

Problem-State Bit (P): Bit position 63 of a PROGRAM CALL trace entry made on execution in the 24-bit or 31-bit addressing mode (regardless of the resulting mode) (a format-1 entry), or bit 95 of the entry (format 2) made on execution in the 64-bit addressing mode, contains the problemstate bit from the current PSW.

Bit position 63 of a PROGRAM RETURN trace entry made when the resulting addressing mode is the 24-bit or 31-bit mode (a format-1, format-2, or format-3 entry) or when the resulting PSW bit 31 is one and bits 0-31 of the return address are zeros (formats 4-6) contains the problem-state bit that replaces bit 15 of the PSW. Bit position 95 of a PROGRAM RETURN trace entry made when the resulting PSW bit 31 is one and bits 0-31 of the return address are not all zeros (formats 7-9) contains that problem-state bit.

Bit positions 16-31 a PROGRAM New PASN: TRANSFER trace entry contain the new PASN (which may be zero) specified in bit positions 48-63 of general register R₁.

Bit positions 16-31 of a PROGRAM RETURN trace entry contain the new PASN that is restored from the linkage-stack state entry.

Bits 32-63 of R2 Before: Bit positions 32-63 of a PROGRAM TRANSFER trace entry made on execution in the 24-bit or 31-bit addressing mode (a format-1 entry) contain bits 32-63 of the general register designated by the R2 field of the instruction. (Bits 32 and 33-62 of that register replace bits 32 and 97-126, respectively, of the PSW. Bit 63 of the register replaces the problem-state bit in the PSW.) When PROGRAM TRANSFER is executed in the 64-bit addressing mode, bit positions 32-63 of the trace entry (format 2) contain bits 32-63 of the R2 general register if bits 0-31 of the register are zeros, or bit positions 32-95 of the trace entry (format 3) contain bits 0-63 of the register if bits 0-31 of the register are not all zeros.

New SASN: Bit positions 16-31 of a SET SEC-ONDARY ASN trace entry contain the ASN value loaded into control register 3 by the instruction.

Number of Registers (N): Bits 4-7 of the trace entry for TRACE contain a value which is one less than the number of general registers which have been provided in the trace entry. The value of N ranges from zero, meaning the contents of one general register are provided in the trace entry, to 15, meaning the contents of all 16 general registers are provided.

TOD-Clock Bits 16-63 or 0-79: Bits 16-63 of the trace entry for TRACE (TRACE) are obtained from bit positions 16-63 of the TOD clock, as would be provided by a STORE CLOCK instruction executed at the time the TRACE instruction was executed. Bits 16-95 of the trace entry for TRACE (TRACG) are obtained from bit positions 0-79 of the TOD clock, as would be provided by a STORE CLOCK EXTENDED instruction executed at the

time the TRACE instruction was executed. See programming note 2 on page 4-23 for information about a carry from bit position 0 of the TOD clock.

TRACE Operand: Bit positions 64-95 of the trace entry for TRACE (TRACE) contain a copy of the 32 bits of the second operand of the TRACE instruction for which the entry is made. Bit positions 96-127 of the trace entry for TRACE (TRACG) contain a copy of those bits.

 (R_1) - (R_3) : The four-byte fields starting with bit 96 of the trace entry for TRACE (TRACE) contain the contents of bit positions 32-63 of the general registers whose range is specified by the R₁ and R₃ fields of the TRACE instruction. The general registers are stored in ascending order of register numbers, starting with general register R1 and continuing up to and including general register R3, with general register 0 following general register 15. The eight-byte fields starting with bit 128 of the trace entry for TRACE (TRACG) similarly contain the contents of bit positions 0-63 of those registers.

Programming Notes:

- 1. The size of the trace entry for TRACE (TRACE) in units of words is 3 + (N + 1). The maximum size of an entry is 19 words, or 76 bytes. For TRACE (TRACG), the size in units of words is 4 + 2(N + 1), and the maximum size is 36 words, or 144 bytes.
- 2. At some time in the future, the TOD clock on new models will have a leftmost extension so that there can be a carry from bit position 0 of the clock into the extension; see programming note 13 on page 4-39. On these models, the rightmost bit of the extension will be stored in bit position 15 of the TRACE (TRACG) trace entry. It may be desired to have programs that process TRACE (TRACG) trace entries take this future development into account.

Operation

When an instruction which is subject to tracing is executed and the corresponding tracing function is turned on, a trace entry of the appropriate type and format is made. The real address of the trace entry is formed by appending two zero bits on the left and two on the right to the value in bit positions 2-61 of control register 12. The address in

control register 12 is subsequently increased by the size of the entry created.

No trace entry is stored if the incrementing of the address in control register 12 would cause a carry to be propagated into bit position 51 (that is, if the trace-entry address would be in the next 4K-byte block). If this would be the case for the entry to be made, a trace-table exception is recognized. When PROGRAM CALL is to form both a PROGRAM CALL trace entry and a mode-switch trace entry, neither entry is stored, and a tracetable exception is recognized, if either entry would cause a carry into bit position 51. For the purpose of recognizing the trace-table exception in the case of a TRACE instruction, the maximum length of 76 (TRACE) or 144 (TRACG) bytes is used instead of the actual length.

The storing of a trace entry is not subject to keycontrolled protection (nor, since the trace-entry address is real, is it subject to page protection), but it is subject to low-address protection; that is, if the address of the trace entry due to be created is in the range 0-511 or 4096-4607 and bit 35 of control register 0 is one, a protection exception is recognized, and instruction execution is suppressed. If the address of a trace entry is invalid, an addressing exception is recognized, and instruction execution is suppressed.

The three exceptions associated with storing a trace entry (addressing, protection, and trace table) are collectively referred to as exceptions.

If a program interruption takes place for a condition which is not a trace-exception condition and for which execution of an instruction is not completed, it is unpredictable whether part or all of any trace entry due to be made for such an interrupted instruction is stored in the trace table. Thus, for a condition which would ordinarily cause nullification or suppression of instruction execution, storage locations may have been altered beginning at the location designated by control register 12 and extending up to the length of the entry that would have been created.

When PROGRAM RETURN unstacks a linkagestack state entry that was formed by BRANCH AND STACK and ASN tracing is on, trace exceptions may be recognized, even though a trace entry is not made and no part of a trace entry is stored.

The order in which information is placed in a trace entry is unpredictable. Furthermore, as observed by other CPUs and by channel programs, the contents of a byte of a trace entry may appear to change more than once before completion of the instruction for which the entry is made.

The trace-entry address in control register 12 is updated only on completion of execution of an instruction for which a trace entry is made.

A serialization and checkpoint-synchronization function is performed before the operation begins and again after the operation is completed.

Program-Event Recording

The purpose of PER is to assist in debugging programs. It permits the program to be alerted to the following types of events:


- Execution of a successful branch instruction.
 The option is provided of having an event occur only when the branch-target location is within the designated storage area.
- Fetching of an instruction from the designated storage area.
- Alteration of the contents of the designated storage area. The option is provided of having an event occur only when the storage area is within designated address spaces.
- Execution of the STORE USING REAL ADDRESS instruction.

The program can selectively specify that one or more of the above types of events be recognized, except that the event for STORE USING REAL ADDRESS can be specified only along with the storage-alteration event. The information concerning a PER event is provided to the program by means of a program interruption, with the cause of the interruption being identified in the interruption code.

Control-Register Allocation and Address-Space-Control Element

The information for controlling PER resides in control registers 9, 10, and 11 and the address-space-control element. The information in the control registers has the following format:

Control Register 9



Control Register 10



Control Register 11



PER-Event Masks (EM): Bits 32-34 and 36 specify which types of events are recognized. The bits are assigned as follows:

Bit 32: Successful-branching event

Bit 33: Instruction-fetching event

Bit 34: Storage-alteration event

Bit 36: Store-using-real-address event (bit 34

must be one also)

Bits 32-34 and bit 36, when ones, specify that the corresponding types of events be recognized. However, bit 36 is effective for this purpose only when bit 34 is also one. When bit 34 is one, the storage-alteration event is recognized. When bits 34 and 36 are ones, both the storage-alteration event and the store-using-real-address event are recognized. When a bit is zero, the corresponding type of event is not recognized. When bit 34 is zero, both the storage-alteration event and the store-using-real-address event are not recognized.

Branch-Address Control (B): Bit 40 of control register 9 specifies, when one, that successful-branching events occur only for branches that are to a location within the designated storage area. When bit 40 is zero, successful branching events occur regardless of the branch-target address.


Storage-Alteration-Space Control (S): Bit 42 of control register 9 specifies, when one, that storage-alteration events occur as a result of references to the designated storage area only within designated address spaces. An address space is designated as one for which storage-alteration events occur by means of the storage-alteration-event bit in the address-space-control element that


is used to translate references to the address space. Bit 42 is ignored when DAT is off. When DAT is off or bit 42 is zero, storage-alteration events are not restricted to occurring for only particular address spaces.

PER Starting Address: Bits 0-63 of control register 10 are the address of the beginning of the designated storage area.

PER Ending Address: Bits 0-63 of control register 11 are the address of the end of the designated storage area.

The address-space-control element has one of the following formats:





Storage-Alteration-Event Bit (S): When the storage-alteration-space control in control register 9 is one, bit 56 of the address-space control element specifies, when one, that the address space defined by the address-space-control element is one for which storage-alteration events can occur. Bit 56 is examined when the addressspace-control element is used to perform dynamicaddress translation for a storage-operand store reference. The address-space-control element may be the PASCE, SASCE, or HASCE in control register 1, 7, or 13, respectively, or it may be obtained from an ASN-second-table entry during access-register translation. Instead of being obtained from an ASN-second-table entry in main storage, bit 56 may be obtained from an ASN-second-table entry in the ART-lookaside buffer (ALB). Bit 56 is ignored when the storagealteration-space control is zero.

Programming Notes:

- 1. Models may operate at reduced performance while the CPU is enabled for PER events. In order to ensure that CPU performance is not degraded because of the operation of the PER facility, programs that do not use it should disable the CPU for PER events by setting either the PER mask in the PSW to zero or the PER-event masks in control register 9 to zero, or both. No degradation due to PER occurs when either of these fields is zero.
- Some degradation may be experienced on some models every time control registers 9, 10, and 11 are loaded, even when the CPU is disabled for PER events (see the programming note under "Storage-Area Designation").

Operation

PER is under control of bit 1 of the PSW, the PER mask. When the PER mask and a particular PER-event mask bit are all ones, the CPU is enabled for the corresponding type of event; otherwise, it is disabled. However, the CPU is enabled for the store-using-real-address event only when the storage-alteration mask bit and the store-using-real-address mask bit are both one.

An interruption due to a PER event normally occurs after the execution of the instruction responsible for the event. The occurrence of the event does not affect the execution of the instruction, which may be completed, partially completed, terminated, suppressed, or nullified. However, recognition of a storage-alteration event causes no more than 4K bytes to be stored beginning with the byte that caused the event, and this may result in partial completion of an interruptible instruction.

When the CPU is disabled for a particular PER event at the time it occurs, either by the PER mask in the PSW or by the masks in control register 9, the event is not recognized.

A change to the PER mask in the PSW or to the PER control fields in control registers 9, 10, and 11 affects PER starting with the execution of the immediately following instruction.

A change to the storage-alteration-event bit in an address-space-control element in control register

1, 7, or 13 also affects PER starting with the execution of the immediately following instruction. A change to the storage-alteration-event bit in an address-space-control element that may be obtained, during access-register translation, from an ASN-second-table entry in either main storage or the ALB does not necessarily have an immediate, if any, effect on PER. However, PER is affected immediately after PURGE ALB is executed.

If a PER event occurs during the execution of an instruction which changes the CPU from being enabled to being disabled for that type of event, that PER event is recognized.


PER events may be recognized in a trial execution of an instruction, and subsequently the instruction, DAT-table entries, and operands may be refetched for the actual execution. If any refetched field was modified by another CPU or by a channel program between the trial execution and the actual execution, it is unpredictable whether the PER events indicated are for the trial or the actual execution.

For special-purpose instructions that are not described in this publication, the operation of PER may not be exactly as described in this section.


Identification of Cause

A program interruption for PER sets bit 8 of the interruption code to one and places identifying information in real storage locations 150-159 and in location 161 if the PER event is a storagealteration event. Additional information is provided by means of the instruction address in the program old PSW and the ILC. The information stored in real locations 150-159 and 161 has the following format:

Locations 150-151:



Locations 152-159:



Location 161:



PER Code (PERC): The occurrence of PER events is indicated by ones in bit positions 0-2 and 4. The bit position in the PER code for a particular type of event is 32 less than the bit position for that event in the PER-event-mask field in control register 9, except that a one in bit position 2 and a zero in bit position 4 of location 150 indicate a storage-alteration event, while ones in bit positions 2 and 4 indicate a store-using-realaddress event. When a program interruption occurs, more than one type of PER event can be Additionally, if another concurrently indicated. program-interruption condition exists, the interruption code for the program interruption may indicate both the PER events and the other condition.

Addressing-and-Translation-Mode Identification (ATMID): During a program interruption when a PER event is indicated, bits 31, 32, 5, 16, and 17 of the PSW at the beginning of the execution of the instruction that caused the event may be stored in bit positions 8 and 10-13, respectively, of real locations 150-151. If bits 31, 32, 5, 16, and 17 are stored, then a one bit is stored in bit position 9 of locations 150-151. If bits 31, 32, 5, 16, and 17 are not stored, then zero bits are stored in bit positions 8-13 of locations 150-151.

Bits 8-13 of real locations 150-151 are named the addressing-and-translation-mode identification (ATMID). Bit 9 is named the ATMID-validity bit. When bit 9 is zero, it indicates that an invalid ATMID (all zeros) was stored.

The meanings of the bits of a valid ATMID are as follows:

 Bit	Meaning
8	PSW bit 31
9	ATMID-validity bit
10	PSW bit 32
11	PSW bit 5
12	PSW bit 16
13	PSW bit 17

A valid ATMID is necessarily stored only if the PER event was caused by one of the following instructions:

- BRANCH AND SAVE AND SET MODE (BASSM)
- BRANCH AND SET AUTHORITY (BSA)
- BRANCH AND SET MODE (BSM)
- BRANCH IN SUBSPACE GROUP (BSG)
- LOAD PSW (LPSW)
- LOAD PSW EXTENDED (LPSWE)
- PROGRAM CALL (PC)
- PROGRAM RETURN (PR)
- PROGRAM TRANSFER (PT)
- RESUME PROGRAM (RP)
- SET ADDRESS SPACE CONTROL (SAC)
- SET ADDRESS SPACE CONTROL FAST (SACF)
- SET ADDRESSING MODE (SAM24, SAM31, SAM64)
- SET SYSTEM MASK (SSM)
- THEN AND SYSTEM STORE MASK (STNSM)
- STORE THEN OR SYSTEM MASK (STOSM)
- SUPERVISOR CALL (SVC)
- TRAP (TRAP2, TRAP4)

It is unpredictable whether a valid ATMID is stored if the PER event was caused by any other instruction.

PER ASCE Identification (AI): If a storagealteration event is indicated in the PER code (bit 2 is one and bit 4 is zero) and this event occurred when DAT was on, bits 14 and 15 of locations 150-151 are set to identify the address-spacecontrol element (ASCE) that was used to translate the reference that caused the event, as follows:

Bits

14-15 Meaning

- 00 Primary ASCE was used.
- 01 An AR-specified ASCE was used. PER access id. real location 161, can be examined to determine the ASCE used. However, if the primary, secondary, or home ASCE was used, bits 14 and 15 may be set to 00, 10, or 11, respectively, instead of to 01.
- 10 Secondary ASCE was used.
- Home ASCE was used. 11

The CPU may avoid setting bits 14 and 15 to 01 by recognizing that access-list-entry token (ALET) 00000000 or 00000001 hex was used or that the ALET designated, through an access-list entry, an ASN-second-table entry containing an ASCE equal to the primary ASCE, secondary ASCE, or home ASCE.

If a storage-alteration event is not indicated in the PER code (bit 2 is zero or bit 4 is one) or DAT was off, zeros are stored in bit positions 14 and 15.

Zeros are stored in bit positions 3 and 5-7 of locations 150-151.

PER Address: The PER-address field at locations 152-159 contains the instruction address used to fetch the instruction in execution when one or more PER events were recognized. When the instruction is the target of EXECUTE, the instruction address used to fetch the EXECUTE instruction is placed in the PER-address field.

PER Access Identification (PAID): If a storagealteration event is indicated in the PER code, an indication of the address space to which the event applies may be stored at location 161. If the access used an AR-specified address-spacecontrol element, the number of the access register used is stored in bit positions 4-7 of location 161, and zeros are stored in bit positions 0-3. The contents of location 161 are unpredictable if (1) the CPU was in the access-register mode but the access was an implicit reference to the linkage stack or (2) the CPU was not in the accessreaister mode.

Instruction Address: The instruction address in the program old PSW is the address of the instruction which would have been executed next, unless another program condition is also indicated, in which case the instruction address is that determined by the instruction ending due to that condition.

ILC: The ILC indicates the length of the instruction designated by the PER address, except when a concurrent specification exception for the PSW introduced by LOAD PSW. LOAD PSW **PROGRAM** RETURN, EXTENDED, or supervisor-call interruption sets an ILC of 0.

Programming Notes:

1. PSW bit 31 is the extended-addressing-mode bit, and PSW bit 32 is the basic-addressingmode bit. When PSW bit 31 and 32 are both one, they specify the 64-bit addressing mode. When PSW bit 31 is zero, PSW 32 specifies the 24-bit addressing mode if the bit is zero or the 31-bit addressing mode if the bit is one.

- PSW bit 5 is the DAT-mode bit, and PSW bits 16 and 17 are the address-space-control bits. For the handling of instruction and logical addresses in the different translation modes, see "Translation Modes" on page 3-28.
- 2. A valid ATMID allows the program handling the PER event to determine the address space from which the instruction that caused the event was fetched and also to determine which translation mode applied to the storageoperand references of the instruction, if any. Each of the instructions for which a valid ATMID is necessarily stored can change one or more of PSW bits 5, 16, and 17, with the result that the values of those bits in the program old PSW that is stored because of the PER event are not necessarily the values that existed at the beginning of the execution of the instruction that caused the event. The instructions for which a valid ATMID is necessarily stored are the only instructions that can change any of PSW bits 5, 16, and 17.
- 3. If a storage-alteration PER event is indicated and DAT was on when the event occurred, an indication of the address-space-control element that was used to translate the reference that caused the event is given by the PER ASCE identification, bits 14 and 15 of real locations 150-151. If bits 14 and 15 indicate that an AR-specified address-spacecontrol element was used, the PER access identification in real location 161 can be used to determine the address space that was referenced. To determine if DAT was on, the program handling the PER event should first examine the ATMID-validity bit to determine whether a valid ATMID was stored and, if it was stored, then examine the DAT-mode bit in the ATMID. If a valid ATMID was not stored, the program should examine the DAT-mode bit in the program old PSW.
- 4. If a valid ATMID is stored, it also allows the program handling the PER event to determine the addressing mode (24-bit, 31-bit, or 64-bit) that existed for the instruction that caused the PER event. This knowledge of the addressing mode allows the program to determine, without any chance of error, the meaning of one bits in bit positions 0-39 of the addresses of the instruction and of the storage operands, if any, of the instruction and, thus, to determine accurately the locations of the instruction

- and operands. Note that the address of the instruction is not necessarily provided without error by the PER address in real locations 152-159 because that address may be the address of an EXECUTE instruction, with the address of the target instruction still to be determined from the fields that specify the second-operand address of the EXECUTE instruction. Also note that another possible source of error is that, in the 24-bit or 31-bit addressing mode, an instruction or operand may wrap around in storage by beginning just below the 16M-byte or 2G-byte boundary, respectively.
- 5. A valid ATMID is necessarily stored for all instructions that can change the addressing-mode bits. However, the ATMID mechanism does not provide complete assurance that the instruction causing a PER event and the instruction's operands can be located accurately because LOAD CONTROL and LOAD ADDRESS SPACE PARAMETERS can change the address-space-control element that was used to fetch the instruction.

Priority of Indication

When a program interruption occurs and more than one PER event has been recognized, all recognized PER events are concurrently indicated in the PER code. Additionally, if another program-interruption condition concurrently exists, the interruption code for the program interruption indicates both the PER condition and the other condition.

In the case of an instruction-fetching event for SUPERVISOR CALL, the program interruption occurs immediately after the supervisor-call interruption.

If a PER event is recognized during the execution of an instruction which also introduces a new PSW with the type of PSW-format error which is recognized early (see "Exceptions Associated with the PSW" on page 6-9), both the specification exception and PER are indicated concurrently in the interruption code of the program interruption. However, for a PSW-format error of the type which is recognized late, only PER is indicated in the interruption code. In both cases, the invalid PSW is stored as the program old PSW.

Recognition of a PER event does not normally affect the ending of instruction execution.

However, in the following cases, execution of an interruptible instruction is not completed normally:

- 1. When the instruction is due to be interrupted for an asynchronous condition (I/O, external, restart, or repressible machine-check condition), a program interruption for the PER event occurs first, and the other interruptions occur subsequently (subject to the mask bits in the new PSW) in the normal priority order.
- 2. When the stop function is performed, a program interruption indicating the PER event occurs before the CPU enters the stopped state.
- 3. When any program exception is recognized, PER events recognized for that instruction execution are indicated concurrently.
- 4. Depending on the model, in certain situations, recognition of a PER event may appear to cause the instruction to be interrupted prematurely without concurrent indication of a program exception, without an interruption for any asynchronous condition, and without the CPU entering the stopped state. In particular, recognition of a storage-alteration event causes no more than 4K bytes to be stored beginning with the byte that caused the event.

In cases 1 and 2 above, if the only PER event that has been recognized is an instruction-fetching event and another unit of operation of the instruction remains to be executed, the event may be discarded, with the result that a program interruption does not occur. Whether the event is discarded is unpredictable.

Programming Notes:

- 1. In the following cases, an instruction can both cause a program interruption for a PER event and change the value of fields controlling an interruption for PER events. The original field values determine whether a program interruption takes place for the PER event.
 - a. The instructions LOAD PSW, LOAD PSW EXTENDED, SET SYSTEM MASK, STORE THEN AND SYSTEM MASK, and SUPERVISOR CALL can cause instruction-fetching event and disable the CPU for PER interruptions. Additionally, STORE THEN AND SYSTEM MASK can cause a storage-alteration event to be indicated. In all these cases, the program

- old PSW associated with the program interruption for the PER event may indicate that the CPU was disabled for PER events.
- b. An instruction-fetching event may be recognized during execution of a LOAD CONTROL instruction that changes the value of the PER-event masks in control register 9 or the addresses in control registers 10 and 11 controlling indication of instruction-fetching events.
- c. In the access-register mode, a storagealteration event that is permitted by a one value of the storage-alteration-event bit in an address-space-control element in an ASN-second-table entry (designated by an access-list entry) may be caused by any store-type instruction that changes the value of the bit from one to zero.
- 2. When a PER interruption occurs during the execution of an interruptible instruction, the ILC indicates the length of that instruction or EXECUTE, as appropriate. When a PER interruption occurs as a result of LOAD PSW, PSW LOAD EXTENDED, **PROGRAM** RETURN, or SUPERVISOR CALL, the ILC indicates the length of these instructions or EXECUTE, as appropriate, unless a concurrent specification exception on LOAD PSW, LOAD PSW EXTENDED, or PROGRAM RETURN calls for an ILC of 0.
- 3. When a PER interruption is caused by branching, the PER address identifies the branch instruction (or EXECUTE, as appropriate), whereas the old PSW points to the next instruction to be executed. When the interruption occurs during the execution of an interruptible instruction, the PER address and the instruction address in the old PSW are the same.

Storage-Area Designation

Two types of PER events — instruction fetching and storage alteration — always involve the designation of an area in storage. Successfulbranching events may involve this designation. The storage area starts at the location designated by the starting address in control register 10 and extends up to and including the location designated by the ending address in control register 11.

The area extends to the right of the starting address.

An instruction-fetching event occurs whenever the first byte of an instruction or the first byte of the target of an EXECUTE instruction is fetched from the designated area. A storage-alteration event occurs when a store access is made to the designated area by using an operand address that is defined to be a logical or a virtual address. However, when DAT is on and the storagealteration-space control in control register 9 is one, a storage-alteration event occurs only when the storage area is within an address space for which the storage-alteration-event bit in the addressspace-control element is one. A storage-alteration event does not occur for a store access made with an operand address defined to be a real address. When the branch-address control in control register 9 is one, a successful-branching event occurs when the first byte of the branch-target instruction is within the designated area.

The set of addresses designated for successful-branching, instruction-fetching, and storage-alteration events wraps around at address 2^{64} - 1; that is, address 0 is considered to follow address 2^{64} - 1. When the starting address is less than the ending address, the area is contiguous. When the starting address is greater than the ending address, the set of locations designated includes the area from the starting address to address 2^{64} - 1 and the area from address 0 to, and including, the ending address. When the starting address is equal to the ending address, only that one location is designated.

Address comparison for successful-branching, instruction-fetching, and storage-alteration events is always performed using 64-bit addresses. This is accomplished in the 24-bit or 31-bit addressing mode by extending the virtual, logical, or instruction address on the left with 39 or 33 zeros, respectively, before comparing it with the starting and ending addresses.

Programming Note: In some models, performance of address-range checking is assisted by means of an extension to each page-table entry in the TLB. In such an implementation, changing the contents of control registers 10 and 11 when the successful-branching, instruction-fetching, or storage-alteration-event mask is one, or setting any of these PER-event masks to one, may cause

the TLB to be cleared of entries. This degradation may be experienced even when the CPU is disabled for PER events. Thus, when possible, the program should avoid loading control registers 9, 10, or 11.

PER Events

Successful Branching

When the branch-address control in control register 9 is zero, a successful-branching event occurs independent of the branch-target address. When the branch-address control is one, a successful-branching event occurs only when the first byte of the branch-target instruction is fetched from the storage area designated by control registers 10 and 11.

Subject to the effect of the branch-address control, a successful-branching event occurs whenever one of the following instructions causes branching:

- BRANCH AND LINK (BAL, BALR)
- BRANCH AND SAVE (BAS, BASR)
- BRANCH AND SAVE AND SET MODE (BASSM)
- BRANCH AND SET AUTHORITY (BSA)
- BRANCH AND SET MODE (BSM)
- BRANCH AND STACK (BAKR)
- BRANCH IN SUBSPACE GROUP (BSG)
- BRANCH ON CONDITION (BC, BCR)
- BRANCH ON COUNT (BCT, BCTR, BCTG, BCTGR)
- BRANCH ON INDEX HIGH (BXH, BXHG)
- BRANCH ON INDEX LOW OR EQUAL (BXLE, BXLEG)
- BRANCH RELATIVE AND SAVE (BRAS)
- BRANCH RELATIVE AND SAVE LONG (BRASL)
- BRANCH RELATIVE ON CONDITION (BRC)
- BRANCH RELATIVE ON CONDITION LONG (BRCL)
- BRANCH RELATIVE ON COUNT (BRCT, BRCTG)
- BRANCH RELATIVE ON INDEX HIGH (BRXH, BRXHG)
- BRANCH RELATIVE ON INDEX LOW OR EQUAL (BRXLE, BRXLG)
- RESUME PROGRAM (RP)
- TRAP (TRAP2, TRAP4)

Subject to the effect of the branch-address control, a successful-branching event also occurs when-

ever one of the following instructions causes branching:

- PROGRAM CALL (PC)
- PROGRAM RETURN (PR)
- PROGRAM TRANSFER (PT)

For PROGRAM CALL, PROGRAM RETURN, and TRANSFER, **PROGRAM** the branch-target address is considered to be the new instruction address that is placed in the PSW by the instruction.

A successful-branching event causes a PER successful-branching event to be recognized if bit 32 of the PER-event masks is one and the PER mask in the PSW is one.

A PER successful-branching event is indicated by setting bit 0 of the PER code to one.

Instruction Fetching

An instruction-fetching event occurs if the first byte of the instruction is within the storage area designated by control registers 10 and 11. instruction-fetching event also occurs if the first byte of the target of EXECUTE is within the designated storage area.

An instruction-fetching event causes a PER instruction-fetching event to be recognized if bit 33 of the PER-event masks is one and the PER mask in the PSW is one.

If an instruction-fetching event is the only PER event recognized for an interruptible instruction that is to be interrupted because of an asynchronous condition (I/O, external, restart, repressible machine-check condition) or the performance of the stop function, and if a unit of operation of the instruction remains to be executed, the instruction-fetching event may be discarded. and whether it is discarded is unpredictable.

The PER instruction-fetching event is indicated by setting bit 1 of the PER code to one.

Storage Alteration

A storage-alteration event occurs whenever a CPU, by using a logical or virtual address, makes a store access without an access exception to the storage area designated by control registers 10 and 11. However, when DAT is on and the storage-alteration-space control in control register

9 is one, the event occurs only if the storagealteration-event bit is one in the address-spacecontrol element that is used by DAT to translate the reference to the storage location.

The contents of storage are considered to have been altered whenever the CPU executes an instruction that causes all or part of an operand to be stored within the designated storage area. Alteration is considered to take place whenever storing is considered to take place for purposes of indicating protection exceptions, except that recognition does not occur for the storing of data by a channel program. (See "Recognition of Access Exceptions" on page 6-34.) Storing constitutes alteration for PER purposes even if the value stored is the same as the original value.

Implied locations that are referred to by the CPU in the process of performing an interruption are not monitored. Such locations include PSW and interruption-code locations. These locations. however, are monitored when information is stored there explicitly by an instruction. Similarly, monitoring does not apply to the storing of data by a channel program. Implied locations in the linkage stack, which are stored in by instructions that operate on the linkage stack, are monitored.

The I/O instructions are considered to alter the second-operand location only when storing actually occurs.

Storage alteration does not apply to instructions whose operands are specified to be real addresses. Thus, storage alteration does not apply to INVALIDATE PAGE TABLE ENTRY. RESET REFERENCE BIT EXTENDED, SET STORAGE KEY EXTENDED, STORE USING REAL ADDRESS, TEST BLOCK, and TEST PENDING INTERRUPTION (when the effective address is zero).

A storage-alteration event causes a PER storagealteration event to be recognized if bit 34 of the PER-event masks is one and the PER mask in the PSW is one. Bit 36 of the PER-event masks is ignored when determining whether a PER storagealteration event is to be recognized.

PER storage-alteration event is indicated by setting bit 2 of the PER code to one and bit 4 of the PER code to zero.

Store Using Real Address

A store-using-real-address event occurs whenever the STORE USING REAL ADDRESS instruction is executed.

There is no relationship between the store-usingreal-address event and the designated storage area.

A store-using-real-address event causes a PER store-using-real-address event to be recognized if bits 34 and 36 of the PER-event mask are ones and the PER mask in the PSW is one.

PER store-using-real-address event is indicated by setting bits 2 and 4 of the PER code to one.

Indication of PER Events **Concurrently with Other Interruption Conditions**

The following rules govern the indication of PER events caused by an instruction that also causes a program exception, a monitor event, a spaceswitch event, or a supervisor-call interruption.

- 1. The indication of an instruction-fetching event does not depend on whether the execution of the instruction was completed, terminated, suppressed, or nullified. However, when an access exception applies to the first, second, or third halfword of the instruction, it is unpredictable whether the instruction-fetching event is indicated. Similarly, when an access exception prohibits access to all or a portion of the target of EXECUTE, it is unpredictable whether the instruction-fetching events for EXECUTE and the target are indicated.
- 2. When the operation is completed or partially completed, the event is indicated, regardless of whether any program exception, spaceswitch event, or monitor event is also recognized.
- 3. Successful branching, storage alteration, and store using real address are not indicated for an operation or, in case the instruction is interruptible, for a unit of operation that is suppressed or nullified.
- 4. When the execution of the instruction is terminated, storage alteration is indicated whenever the event has occurred, and a model may indicate the event if the event would have

- occurred had the execution of the instruction been completed, even if altering the contents of the result field is contingent on operand values. For purposes of this definition, the occurrence of those exceptions which permit termination (addressing, protection, and data) is considered to cause termination, even if no result area is changed.
- 5. When LOAD PSW, LOAD PSW EXTENDED, PROGRAM RETURN, RESUME PROGRAM, SET SYSTEM MASK, STORE THEN OR SYSTEM MASK, or SUPERVISOR CALL causes a PER condition and at the same time introduces a new PSW with the type of PSW-format error that is recognized immediately after the PSW becomes active, the interruption code identifies both the PER condition and the specification exception. When LOAD PSW, LOAD PSW EXTENDED, PROGRAM RETURN, RESUME PROGRAM, SUPERVISOR CALL introduces PSW-format error of the type that is recognized as part of the execution of the following instruction, the PSW is stored as the old PSW without the specification exception being recognized.

The indication of PER events concurrently with other program-interruption conditions is summarized in Figure 4-8 on page 4-34.

Programming Notes:

1. The execution of the interruptible instructions MOVE LONG, TEST BLOCK, and COMPARE LOGICAL LONG can cause events for instruction fetching. Additionally, MOVE LONG can cause the storage-alteration event.

Interruption of such an instruction may cause a PER event to be indicated more than once. It may be necessary, therefore, for a program to remove the redundant event indications from the PER data. The following rules govern the indication of the applicable events during execution of these instructions:

a. The instruction-fetching event is indicated whenever the instruction is fetched for execution, regardless of whether it is the initial execution or a resumption, except that the event may be discarded (not indicated) if it is the only PER event to be indicated, the interruption is due to an asynchronous interruption condition or the

- performance of the stop function, and a unit of operation of the instruction remains to be executed.
- b. The storage-alteration event is indicated only when data has been stored in the designated storage area by the portion of the operation starting with the last initiation and ending with the last byte transferred before the interruption. No special indication is provided on premature interruptions as to whether the event will occur again upon the resumption of the operation. When the designated storage area is a single byte location, a storage-alteration event can be recognized only once in the execution of MOVE LONG.
- 2. The following is an outline of the general action a program must take to delete multiple entries in the PER data for an interruptible instruction so that only one entry for each complete execution of the instruction is obtained:
 - a. Check to see if the PER address is equal to the instruction address in the old PSW and if the last instruction executed was interruptible.
 - b. If both conditions are met, delete instruction-fetching events.
 - c. If both conditions are met and the event is storage alteration, delete the event if some part of the remaining destination operand is within the designated storage area.

	Type	PER Event				
Concurrent Condition	Type of Ending	Branch	Instr Fetch	Storage Alter.	STURA	
Specification Odd instruction address in the PSW Instruction access Specification EXECUTE target address odd EXECUTE target access Other nullifying Other suppressing All terminating All completing	S NorS S NorS N S T	No No No No No No No Yes	No U U Ves Yes Yes Yes	No No No No No ¹ No ¹ Yes ² Yes	No No - - - No -	

Explanation:

- The condition does not apply.
- Although PER events of this type are not indicated for the current unit of operation of an interruptible instruction, PER events of this type that were recognized on completed units of operation of the interruptible instruction are indicated.
- This event may be indicated, depending on the model, if the event has not occurred but would have been indicated if execution had been completed.
- C The operation or, in the case of the interruptible instructions, the unit of operation is completed.
- The operation or, in the case of the interruptible instructions, N the unit of operation is nullified.
- The operation or, in the case of the interruptible instructions, S the unit of operation is suppressed.
- Т The execution of the instruction is terminated.
- The PER event is indicated with the other program interruption condition if the event has occurred; that is, the contents of the designated storage location were altered, or an attempt was made to execute an instruction whose first byte is located in the designated storage area.
- The PER event is not indicated. No
- It is unpredictable whether the PER event is indicated.

Figure 4-8. Indication of PER Events with Other Concurrent Conditions

Timing

The timing facilities include three facilities for measuring time: the TOD clock, the clock comparator, and the CPU timer. A TOD programmable register is associated with the TOD clock.

In a multiprocessing configuration, a single TOD


clock is shared by all CPUs. Each CPU has its own clock comparator, CPU timer, and TOD programmable register.

Time-of-Day Clock

The time-of-day (TOD) clock provides a high-resolution measure of real time suitable for the indication of date and time of day. The cycle of the clock is approximately 143 years. A single TOD clock is shared by all CPUs in the configuration.

Format

The TOD clock is a 104-bit register. It is a binary counter with the format shown in the following illustration



The TOD clock nominally is incremented by adding a one in bit position 51 every microsecond. In models having a higher or lower resolution, a different bit position is incremented at such a frequency that the rate of advancing the clock is the same as if a one were added in bit position 51 every microsecond. The resolution of the TOD clock is such that the incrementing rate is comparable to the instruction-execution rate of the model.

When incrementing of the clock causes a carry to be propagated out of bit position 0, the carry is ignored, and counting continues from zero. The program is not alerted, and no interruption condition is generated as a result of the overflow.

The operation of the clock is not affected by any normal activity or event in the system. Incrementing of the clock does not depend on whether the wait-state bit of the PSW is one or whether the CPU is in the operating, load, stopped, or checkstop state. Its operation is not affected by CPU, initial-CPU, or clear resets or by initial program loading. Operation of the clock is also not affected by the setting of the rate control or by an initial-machine-loading operation. Depending on the model and the configuration, the TOD clock may or may not be powered independent of the CPU.

States

The following states are distinguished for the TOD clock: set, not set, stopped, error, and not operational. The state determines the condition code set by execution of STORE CLOCK and STORE CLOCK EXTENDED. The clock is incremented, and is said to be running, when it is in either the set state or the not-set state.

Not-Set State: When the power for the clock is turned on, the clock is set to zero, and the clock enters the not-set state. The clock is incremented when in the not-set state.

When the clock is in the not-set state, execution of STORE CLOCK or STORE CLOCK EXTENDED causes condition code 1 to be set and the current value of the running clock to be stored.

Stopped State: The clock enters the stopped state when SET CLOCK is executed and the execution results in the clock being set. This occurs when SET CLOCK is executed without encountering any exceptions and either any manual TOD-clock control in the configuration is set to the enable-set position or the TOD-clock-control-override control, bit 42 of control register 14, is one. The clock can be placed in the stopped state from the set, not-set, and error states. The clock is not incremented while in the stopped state.

When the clock is in the stopped state, execution of STORE CLOCK or STORE CLOCK EXTENDED causes condition code 3 to be set and the value of the stopped clock to be stored.

Set State: The clock enters the set state only from the stopped state. The change of state is under control of the TOD-clock-sync-control bit, bit 34 of control register 0, of the CPU which most recently caused the clock to enter the stopped state. If the bit is zero, the clock enters the set state at the completion of execution of SET CLOCK. If the bit is one, the clock remains in the stopped state until the bit is set to zero on that CPU or until another CPU executes a SET CLOCK instruction affecting the clock. If an external time reference (ETR) is installed, a signal from the ETR may be used to set the set state from the stopped state.

Incrementing of the clock begins with the first stepping pulse after the clock enters the set state.

When the clock is in the set state, execution of STORE CLOCK or STORE CLOCK EXTENDED causes condition code 0 to be set and the current value of the running clock to be stored.

Error State: The clock enters the error state when a malfunction is detected that is likely to have affected the validity of the clock value. It depends on the model whether the clock can be placed in this state. A timing-facility-damage machine-check-interruption condition is generated on each CPU in the configuration whenever the clock enters the error state.

When STORE CLOCK or STORE CLOCK EXTENDED is executed and the clock is in the error state, condition code 2 is set, and the value stored is zero.

Not-Operational State: The clock is in the not-operational state when its power is off or when it is disabled for maintenance. It depends on the model whether the clock can be placed in this state. Whenever the clock enters the not-operational state, a timing-facility-damage machine-check-interruption condition is generated on each CPU in the configuration.

When the clock is in the not-operational state, execution of STORE CLOCK or STORE CLOCK EXTENDED causes condition code 3 to be set, and zero is stored.

Changes in Clock State

When the TOD clock changes value because of the execution of SET CLOCK or changes state, interruption conditions pending for the clock comparator and CPU timer may or may not be recognized for up to 1.048576 seconds (2² microseconds) after the change.

The results of channel-subsystem-monitoring-facility operations may be unpredictable as a result of changes to the TOD clock.

Setting and Inspecting the Clock

The clock can be set to a specified value by execution of SET CLOCK if the manual TOD-clock control of any CPU in the configuration is in the enable-set position or the TOD-clock-control-override control, bit 42 of control register 14, is one. SET CLOCK sets bits of the clock with the contents of corresponding bit positions of a doubleword operand in storage.

Setting the clock replaces the values in all bit positions from bit position 0 through the rightmost position that is incremented when the clock is running. However, on some models, the rightmost bits starting at or to the right of bit 52 of the specified value are ignored, and zeros are placed in the corresponding positions of the clock. Zeros are also placed in positions to the right of bit position 63 of the clock.

The TOD clock can be inspected by executing STORE CLOCK, which causes bits 0-63 of the clock to be stored in an eight-byte operand in storage, or by executing STORE CLOCK EXTENDED, which causes bits 0-103 of the clock to be stored in bytes 1-13 of a 16-byte operand in storage. STORE CLOCK EXTENDED stores zeros in the leftmost byte, byte 0, of its storage operand, and it obtains the TOD programmable field from bit positions 16-31 of the TOD programmable register and stores it in byte positions 14 and 15 of the storage operand. The operand stored by STORE CLOCK EXTENDED has the following format:

	Zeros		TOD Clock	Progr able	ramm- Field
0		8	1	112	127

At some time in the future, STORE CLOCK EXTENDED on new models will store a leftmost extension of the TOD clock in byte position 0 of its storage operand; see programming note 13 on page 4-39.

Two executions of STORE CLOCK or STORE CLOCK EXTENDED, possibly on different CPUs in the same configuration, always store different values of the clock if the clock is running. If the clock is stopped, zeros are stored in the clock value, bits 8-111 of the storage operand, in positions to the right of the rightmost bit position that is incremented when the clock is running. The programmable field continues to be stored even when the clock is stopped.

The values stored for a running clock by STORE CLOCK or STORE CLOCK EXTENDED always correctly imply the sequence of execution of these instructions by one or more CPUs for all cases where the sequence can be discovered by the program. To ensure that unique values are


obtained when the value of a running clock is stored, nonzero values may be stored in positions to the right of the rightmost incremented bit position. When the value of a running clock is stored by STORE CLOCK EXTENDED, the value in bit positions 64-103 of the clock (bit positions 72-111 of the storage operand) is always nonzero; this ensures that values stored by STORE CLOCK EXTENDED are always unique when compared with values stored by STORE CLOCK and extended on the right with zeros.

For the purpose of establishing uniqueness and sequence of occurrence of the results of STORE CLOCK and STORE CLOCK EXTENDED, the 64-bit value provided by STORE CLOCK may be considered to be extended to 104 bits by appending 40 zeros on the right, with the STORE CLOCK value and STORE CLOCK EXTENDED bits 8-111 then both being treated as 104-bit unsigned binary integers.

In a configuration where more than one CPU accesses the clock, SET CLOCK is interlocked such that the entire contents appear to be updated concurrently; that is, if SET CLOCK instructions are executed simultaneously by two CPUs, the final result is either one or the other value. If SET CLOCK is executed by one CPU and STORE CLOCK or STORE CLOCK EXTENDED by the other, the result obtained by STORE CLOCK or STORE CLOCK EXTENDED is either the entire old value or the entire new value. When SET CLOCK is executed by one CPU, a STORE CLOCK or STORE CLOCK EXTENDED instruction executed by another CPU may find the clock the stopped state even when TOD-clock-sync-control bit, bit 34 of control register 0, of each CPU is zero. Since the clock enters the set state before incrementing, the first STORE CLOCK or STORE CLOCK EXTENDED instruction executed after the clock enters the set state may still find the original value introduced by SET CLOCK.

TOD Programmable Register

Each CPU has a TOD programmable register. Bits 16-31 of the register contain the programmable field that is appended on the right to the TOD-clock value by STORE CLOCK EXTENDED. The register has the following format:



The register is loaded by SET CLOCK PRO-GRAMMABLE FIELD. The contents of the register are reset to a value of all zeros by initial CPU reset.

Programming Notes:

- Bit position 31 of the clock is incremented every 1.048576 seconds; for some applications, reference to the leftmost 32 bits of the clock may provide sufficient resolution.
- 2. Communication between systems is facilitated by establishing a standard time origin that is the calendar date and time to which a clock value of zero corresponds. January 1, 1900, 0 a.m. Coordinated Universal Time (UTC) is recommended as this origin, and it is said to begin the standard epoch for the clock. This is also the epoch used when the TOD clock is synchronized to the external time reference (ETR). Note that the former term, Greenwich Mean Time (GMT), is now obsolete and has been replaced with the more precise UTC.
- 3. A program using the clock value as a time-of-day and calendar indication must be consistent with the programming support under which the program is to be executed. If the programming support uses the standard epoch, bit 0 of the clock remains one through the years 1972-2041. (Bit 0 turned on at 11:56:53.685248 (UTC) May 11, 1971.) Ordinarily, testing bit 0 for a one is sufficient to determine if the clock value is in the standard epoch.
- 4. In converting to or from the current date or time, the programming support must take into account that "leap seconds" have been inserted or deleted because of time-correction standards. When the TOD clock has been set correctly to a time within the standard epoch, the sum of the accumulated leap seconds must be subtracted from the clock time to determine UTC time.
- Because of the limited accuracy of manually setting the clock value, the rightmost bit positions of the clock, expressing fractions of a second, are normally not valid as indications

- of the time of day. However, they permit elapsed-time measurements of high resolution.
- 6. The following chart shows the time interval between instants at which various bit positions of the TOD clock are stepped. This time value may also be considered as the weighted time value that the bit, when one, represents.

TOD- Clock		Steppin	ng In	terval	
Bit	Days	Hours	Min.	Second	ds
51 47 43				0.000 0.000 0.000	016
39 35 31				0.004 0.065 1.048	536
27 23 19		1	4 11	16.777 28.435 34.967	456
15 11 7 3	12 203 3257	14	5 25 43 29	6.044	776 416

7. The following chart shows the TOD clock setting for 00:00:00 (0 am), UTC time, for several dates: January 1, 1900, January 1, 1972, and for that instant in time just after each of the 22 leap seconds that have occurred through November, 2000. Each of these leap seconds was inserted in the UTC time scale beginning at 23:59:60 UTC of the day previous to the one listed and ending at 00:00:00 UTC of the day listed.

Year	Mth	Day	Leap Sec.	Clock Setting (Hex)
1900	1	1		0000 0000 0000 0000
1972	1	1		8126 D60E 4600 0000
1972	7	1	1	820B A981 1E24 0000
1973	1	1	2	82F3 00AE E248 0000
1974	1	1	3	84BD E971 146C 0000
1975	1	1	4	8688 D233 4690 0000
1976	1	1	5	8853 BAF5 78B4 0000
1977	1	1	6	8A1F E595 20D8 0000
1978	1	1	7	8BEA CE57 52FC 0000
1979	1	1	8	8DB5 B719 8520 0000
1980	1	1	9	8F80 9FDB B744 0000
1981	7	1	10	9230 5C0F CD68 0000
1982	7	1	11	93FB 44D1 FF8C 0000
1983	7	1	12	95C6 2D94 31B0 0000
1985	7	1	13	995D 40F5 17D4 0000
1988	1	1	14	9DDA 69A5 57F8 0000
1990	1	1	15	A171 7D06 3E1C 0000
1991	1	1	16	A33C 65C8 7040 0000
1992	7	1	17	A5EC 21FC 8664 0000
1993	7	1	18	A7B7 0ABE B888 0000
1994	7	1	19	A981 F380 EAAC 0000
1996	1	1	20	AC34 336F ECD0 0000
1997	7	1	21	AEE3 EFA4 02F4 0000
1999	1	1	22	B196 2F93 0518 0000

8. The stepping value of TOD-clock bit position 63, if implemented, is 2-12 microseconds, or approximately 244 picoseconds. This value is called a clock unit.

The following chart shows various time intervals in clock units expressed in hexadecimal notation.

Interval	Cloc	ck Uni	its (H	lex)
366 days	1CA 1CC	D69 41DD E8C1 2A9E	3E F424 3870 3A40 7600 3E00 B400 6E00	0000 0000 0000 0000 0000 0000

- * Number of days in four years, including a leap year. Note that the year 1900 was not a leap year. Thus, the four-year span starting in 1900 has only 1,460 days.
- The charts in notes 6-8 are useful when examining the value stored by STORE CLOCK. Similar charts for use when exam-

- ining the value stored by STORE CLOCK EXTENDED are in programming notes at the end of the definition of that instruction.
- 10. In a multiprocessing configuration, after the TOD clock is set and begins running, the program should delay activity for 2²⁰ microseconds (1.048576 seconds) to ensure that the CPU-timer, clock-comparator, and TOD-clock-sync-check interruption conditions are recognized by the CPU.
- 11. Due to the sequencing rules for the results of STORE CLOCK and STORE CLOCK EXTENDED, the execution of STORE CLOCK may be considerably slower than that of STORE CLOCK EXTENDED on models that increment a bit position of the TOD clock to the right of position 63.
- 12. Uniqueness of TOD-clock values can be extended to apply to processors in separate configurations by including a configuration identification in the TOD programmable field.
- 13. At some time in the future, new models will use a carry from bit position 0 of the TOD clock to increment an additional eight-bit binary counter. STORE CLOCK EXTENDED will store the contents of this counter in byte position 0 of its storage operand. A variation of SET CLOCK will set the counter, as well as the TOD clock. Variations of SET CLOCK COMPARATOR and STORE CLOCK COMPARATOR will manipulate a comparable byte at the left of the clock comparator. These actions will allow the TOD clock to continue to measure time within the standard epoch after the current 143-year limit caused by a carry from bit position 0 has been exceeded, and they will allow continued use of the clock comparator. It may be desired to have programs that process 16-byte STORE CLOCK EXTENDED operands take these future developments into account.

TOD-Clock Synchronization

The following functions are provided if an external time reference (ETR) is installed:

 A clock in the stopped state, with the TOD-clock-sync-control bit (bit 34 of control register 0) set to one, is placed in the set state and starts incrementing when an ETR signal occurs.

- The stepping rates for the TOD clock and the ETR are synchronized.
- Bits 32 through the rightmost incremented bit of a clock in the set state are compared with the same bits of the ETR. An unequal condition is signaled by an external-damage machine-check-interruption condition. The machine-check-interruption condition may not be recognized for up to 1.048576 seconds (2²⁰ microseconds) after the unequal condition occurs.

Programming Notes:

- TOD-clock synchronization provides for synchronizing and checking only bits 32 through the rightmost incremented bit of the TOD clock. Bits 0-31 of the TOD clock may be different from those of the ETR.
- If an ETR is installed, SET CLOCK must place all zeros in bit positions 32 through the rightmost incremented bit position of the TOD clock; otherwise, an external-damage machine-check-interruption condition will be recognized.

Clock Comparator

The clock comparator provides a means of causing an interruption when the TOD-clock value exceeds a value specified by the program.

In a configuration with more than one CPU, each CPU has a separate clock comparator.

The clock comparator has the same format as bits 0-63 of the TOD clock. The clock comparator nominally consists of bits 0-47, which are compared with the corresponding bits of the TOD clock. In some models, higher resolution is obtained by providing more than 48 bits. The bits in positions provided in the clock comparator are compared with the corresponding bits of the clock. When the resolution of the clock is less than that of the clock comparator, the contents of the clock comparator are compared with the clock value as this value would be stored by executing STORE CLOCK.

The clock comparator causes an external interruption with the interruption code 1004 hex. A request for a clock-comparator interruption exists whenever either of the following conditions exists:

- The TOD clock is running and the value of the clock comparator is less than the value in the compared portion of the clock, both values being considered unsigned binary integers. Comparison follows the rules of unsigned binary arithmetic.
- 2. The TOD clock is in the error state or the notoperational state.

A request for a clock-comparator interruption does not remain pending when the value of the clock comparator is made equal to or greater than that of the TOD clock or when the value of the TOD clock is made less than the clock-comparator value. The latter may occur as a result of the TOD clock either being set or wrapping to zero.

The clock comparator can be inspected by executing the instruction STORE CLOCK COMPARATOR and can be set to a specified value by executing the SET CLOCK COMPARATOR instruction.

The contents of the clock comparator are initialized to zero by initial CPU reset.

Programming Notes:

- 1. An interruption request for the clock comparator persists as long as the clockcomparator value is less than that of the TOD clock or as long as the TOD clock is in the error state or the not-operational state. Therefore, one of the following actions must be taken after an external interruption for the clock comparator has occurred and before the CPU is again enabled for external interruptions: the value of the clock comparator must be replaced, the TOD clock must be set, the TOD clock must wrap to zero, or the clock-comparator-subclass mask must be set to zero. Otherwise, loops of external interruptions are formed.
- 2. The instruction STORE CLOCK or STORE CLOCK EXTENDED may store a value which is greater than that in the clock comparator, even though the CPU is enabled for the clock-comparator interruption. This is because the TOD clock may be incremented one or more times between when instruction execution is begun and when the clock value is accessed. In this situation, the interruption occurs when the execution of STORE CLOCK or STORE CLOCK EXTENDED is completed.

CPU Timer

The CPU timer provides a means for measuring elapsed CPU time and for causing an interruption when a specified amount of time has elapsed.

In a configuration with more than one CPU, each CPU has a separate CPU timer.

The CPU timer is a binary counter with a format which is the same as that of bits 0-63 of the TOD clock, except that bit 0 is considered a sign. The CPU timer nominally is decremented by subtracting a one in bit position 51 every microsecond. In models having a higher or lower resolution, a different bit position is decremented at such a frequency that the rate of decrementing the CPU timer is the same as if a one were subtracted in bit position 51 every microsecond. The resolution of the CPU timer is such that the stepping rate is comparable to the instruction-execution rate of the model.

The CPU timer requests an external interruption with the interruption code 1005 hex whenever the CPU-timer value is negative (bit 0 of the CPU timer is one). The request does not remain pending when the CPU-timer value is changed to a nonnegative value.

When both the CPU timer and the TOD clock are running, the stepping rates are synchronized such that both are stepped at the same rate. Normally, decrementing the CPU timer is not affected by concurrent I/O activity. However, in some models the CPU timer may stop during extreme I/O activity and other similar interference situations. In these cases, the time recorded by the CPU timer provides a more accurate measure of the CPU time used by the program than would have been recorded had the CPU timer continued to step.

The CPU timer is decremented when the CPU is in the operating state or the load state. When the manual rate control is set to instruction step, the CPU timer is decremented only during the time in which the CPU is actually performing a unit of operation. However, depending on the model, the CPU timer may or may not be decremented when the TOD clock is in the error, stopped, or not-operational state.

Depending on the model, the CPU timer may or may not be decremented when the CPU is in the check-stop state.

The CPU timer can be inspected by executing the instruction STORE CPU TIMER and can be set to a specified value by executing the SET CPU TIMER instruction.

The CPU timer is set to zero by initial CPU reset.

Programming Notes:

- 1. The CPU timer in association with a program may be used both to measure CPU-execution time and to signal the end of a time interval on the CPU.
- 2. The time measured for the execution of a sequence of instructions may depend on the effects of such things as I/O interference, the availability of pages, and instruction retry. Therefore, repeated measurements of the same sequence on the same installation may differ.
- 3. The fact that a CPU-timer interruption does not remain pending when the CPU timer is set to a positive value eliminates the problem of an undesired interruption. This would occur if, between the time when the old value is stored and a new value is set, the CPU is disabled for CPU-timer interruptions and the CPU timer value goes from positive to negative.
- 4. The fact that CPU-timer interruptions are requested whenever the CPU timer is negative (rather than just when the CPU timer goes from positive to negative) eliminates the requirement for testing a value to ensure that it is positive before setting the CPU timer to that value.

As an example, assume that a program being timed by the CPU timer is interrupted for a cause other than the CPU timer, external interruptions are disallowed by the new PSW, and the CPU-timer value is then saved by STORE CPU TIMER. This value could be negative if the CPU timer went from positive to negative since the interruption. quently, when the program being timed is to continue, the CPU timer may be set to the saved value by SET CPU TIMER. CPU-timer interruption occurs immediately after external interruptions are again enabled if the saved value was negative.

The persistence of the CPU-timer-interruption request means, however, that after an external interruption for the CPU timer has occurred, the value of the CPU timer must be replaced, the value in the CPU timer must positive value, to а CPU-timer-subclass mask must be set to zero before the CPU is again enabled for external interruptions. Otherwise, loops of external interruptions are formed.

5. The instruction STORE CPU TIMER may store a negative value even though the CPU is enabled for the interruption. This is because the CPU-timer value may be decremented one or more times between when instruction execution is begun and when the CPU timer is accessed. In this situation, the interruption occurs when the execution of STORE CPU TIMER is completed.

Externally Initiated Functions

Resets

Five reset functions are provided:

- · CPU reset
- · Initial CPU reset
- Subsystem reset
- · Clear reset
- Power-on reset

CPU reset provides a means of clearing equipment-check indications and any resultant unpredictability in the CPU state with the least amount of information destroyed. In particular, it is used to clear check conditions when the CPU state is to be preserved for analysis or resumption of the operation. CPU reset sets the architectural mode to the ESA/390 mode if it is caused by activation of the load-normal key.

Initial CPU reset provides the functions of CPU reset together with initialization of the current PSW, CPU timer, clock comparator, prefix, and control, floating-point-control, and TOD programmable registers. Initial CPU reset sets the architectural mode to the ESA/390 mode if it is caused by activation of the load-normal key.

Subsystem reset provides a means for clearing floating interruption conditions as well as for invoking I/O-system reset.

Clear reset causes initial CPU reset and subsystem reset to be performed and, additionally, clears or initializes all storage locations and registers in all CPUs in the configuration, with the exception of the TOD clock. Such clearing is useful in debugging programs and in ensuring user privacy. Clear reset also releases all locks used by the PERFORM LOCKED OPERATION instruction. Clear reset sets the architectural mode to the ESA/390 mode. Clearing does not affect external storage, such as direct-access storage devices used by the control program to hold the contents of unaddressable pages.

CPU power-on reset causes initial CPU reset to be performed and clears the contents of general registers, access registers, and floating-point registers to zeros with valid checking-block code. Locks used by PERFORM LOCKED OPERATION and associated with the CPU are released unless they are held by a CPU already powered on. The power-on-reset sequences for the TOD clock, main storage, and the channel subsystem may be included as part of the CPU power-on sequence, or the power-on sequence for these units may be initiated separately. If CPU power-on reset establishes the configuration, it sets the architectural mode to the ESA/390 mode; otherwise, it sets the architectural mode to that of the CPUs already in the configuration.

CPU reset, initial CPU reset, subsystem reset, and clear reset may be initiated manually by using the operator facilities (see Chapter 12, "Operator Facilities"). Initial CPU reset is part of the initialprogram-loading function. Figure 4-9 summarizes how these four resets are manually initiated. Power-on reset is performed as part of turning power on. The reset actions are tabulated in Figure 4-10 on page 4-43. For information concerning which resets can be performed by the SIGNAL PROCESSOR instruction, see "Signal-Processor Orders" on page 4-49.

	Functio	on Performed o	on¹
Key Activated	CPU on Which Key Was Activated	Other CPUs in Config	Remainder of Configuration
System-reset-normal key	CPU reset	CPU reset	Subsystem reset
System-reset-clear key	Clear reset²	Clear reset²	Clear reset ³
Load-normal key	Initial CPU reset, followed by IPL	CPU reset	Subsystem reset
Load-clear key	Clear reset ² , followed by IPL	Clear reset²	Clear reset³

Explanation:

- ¹ Activation of a system-reset or load key may change the configuration, including the connection with I/O, storage units, and other CPUs.
- ² Only the CPU elements of this reset apply.
- ³ Only the non-CPU elements of this reset apply.

Figure 4-9. Manual Initiation of Resets

		Res	set Func	tion	
Area Affected	Sub- system Reset	CPU Reset	Initial CPU Reset	Clear Reset	Power -On Reset
CPU PSW Prefix CPU timer Clock comparator TOD programmable register Control registers Floating-point-control register Access registers General registers Floating-point registers Storage keys Volatile main storage Nonvolatile main storage Expanded storage TOD clock Floating interruption conditions I/O system PERFORM LOCKED OPERATION locks	U U U U U U U U U U U U U U U U C R U	S U/V# U/V U/V U/V U/V U/V U/V U/V U/V U/V U/V	S1 C*1 C C C C I C U/V U/V U/V U U U U U U U	S1 C*1 C C C C C C C C C C C C C C C C C	S C*1 C C C C C C C C C C C C C C C C C C C

Explanation:

- If the architectural mode is changed from z/Architecture to ESA/390, the PSW does not remain unchanged. Instead, the PSW is changed from 16 bytes to eight bytes, and the bits of the eight-byte PSW are set as follows: bits 0-11 and 13-32 are set equal to the same bits of the 16-byte PSW, bit 12 is set to one, and bits 33-63 are set equal to bits 97-127 of the 16-byte PSW. The PSW is invalid in the ESA/390 mode if PSW bit 31 is one.
- Clearing the contents of the PSW to zero causes the PSW to be invalid if the architectural mode is ESA/390.
- When the IPL sequence follows the reset function on that CPU, the CPU does not necessarily enter the stopped state, and the PSW is not necessarily cleared to zeros.
- 2 When these units are separately powered, the action is performed only when the power for the unit is turned on.

Figure 4-10 (Part 1 of 3). Summary of Reset Actions

Explanation (Continued):

- Access to change expanded storage at the time a reset function is performed may cause the contents of the 4Kbyte block in expanded storage to be unpredictable. Access to examine expanded storage does not affect the contents of the expanded storage.
- Access to the TOD clock by means of STORE CLOCK at the time a reset function is performed does not cause the value of the TOD clock to be affected.
- When the channel subsystem is separately powered or consists of multiple elements which are separately powered, the reset action is applied only to those subchannels, channel paths, and I/O control units and devices on those paths associated with the element which is being powered on
- C The condition or contents are cleared. If the area affected is a field, the contents are set to zero with valid checking-block code.
- Ι The state or contents are initialized. If the area affected is a field, the contents are set to the initial value with valid checking-block code.
- I/O-system reset is performed in the channel subsystem. R As part of this reset, system reset is signaled to all I/O control units and devices attached to the channel subsystem.
- RC All locks in the configuration are released.
- RP All locks in the configuration are released except for ones held by CPUs already powered on.
- S The CPU is reset; current operations, if any, are terminated; the ALB and TLB are cleared of entries; interruption conditions in the CPU are cleared; and the CPU is placed in the stopped state. The effect of performing the start function is unpredictable when the stopped state has been entered by means of a reset. If the reset is initiated by the system-reset-clear, load-normal, or load-clear key or by a CPU power-on reset that establishes the configuration, the architectural mode is set to the ESA/390 mode; otherwise, the architectural mode is unchanged, except that power-on reset sets the mode to that of the CPUs already in the configuration.

Figure 4-10 (Part 2 of 3). Summary of Reset Actions

Explanation (Continued):

- The TOD clock is initialized to zero and validated; it enters the not-set state.
- The state, condition, or contents of the field remain unchanged. However, the result is unpredictable if an operation is in progress that changes the state, condition, or contents of the field at the time of reset.
- U/V The contents remain unchanged, provided the field is not being changed at the time the reset function is performed. However, on some models the checking-block code of the contents may be made valid. The result is unpredictable if an operation is in progress that changes the contents of the field at the time of reset.

Figure 4-10 (Part 3 of 3). Summary of Reset Actions

CPU Reset

CPU reset causes the following actions:

- 1. The execution of the current instruction or other processing sequence, such as an interruption, is terminated, and all programinterruption and supervisor-call-interruption conditions are cleared.
- 2. Any pending external-interruption conditions which are local to the CPU are cleared. Floating external-interruption conditions are not cleared.
- 3. Any pending machine-check-interruption conditions and error indications which are local to the CPU and any check-stop states are cleared. Floating machine-check-interruption conditions are not cleared. Any machinecheck condition which is reported to all CPUs in the configuration and which has been made pending to a CPU is said to be local to the CPU.
- 4. All copies of prefetched instructions or operands are cleared. Additionally, any results to be stored because of the execution of instructions in the current checkpoint interval are cleared.
- 5. The ART-lookaside buffer and translationlookaside buffer are cleared of entries.
- 6. If the reset is caused by activation of the loadnormal key on any CPU in the configuration, the architectural mode of the CPU (and of all other CPUs in the configuration) is set to the

- ESA/390 mode. If this changes the mode from the z/Architecture mode to the ESA/390 mode, the current PSW is changed from 16 bytes to eight bytes, and the bits of the eightbyte PSW are set as follows: bits 0-11 and 13-32 are set equal to the same bits of the 16-byte PSW, bit 12 is set to one, and bits 33-63 are set equal to bits 97-127 of the 16-byte PSW.
- 7. The CPU is placed in the stopped state after actions 1-6 have been completed. When the IPL sequence follows the reset function on that CPU, the CPU enters the load state at the completion of the reset function and does not necessarily enter the stopped state during the execution of the reset operation.

Registers, storage contents, and the state of conditions external to the CPU remain unchanged by CPU reset. However, the subsequent contents of the register, location, or state are unpredictable if an operation is in progress that changes the contents at the time of the reset. A lock held by the CPU when executing PERFORM LOCKED OPER-ATION is not released by CPU reset.

When the reset function in the CPU is initiated at the time the CPU is executing an I/O instruction or is performing an I/O interruption, the current operation between the CPU and the channel subsystem may or may not be completed, and the resultant state of the associated channelsubsystem facility may be unpredictable.

Programming Notes:

- Most operations which would change a state, a condition, or the contents of a field cannot occur when the CPU is in the stopped state. However, some signal-processor functions and some operator functions may change these fields. To eliminate the possibility of losing a field when CPU reset is issued, the CPU should be stopped, and no operator functions should be in progress.
- 2. If the architectural mode is changed to the ESA/390 mode and bit 31 of the current PSW is one, the PSW is invalid.

Initial CPU Reset

Initial CPU reset combines the CPU reset functions with the following clearing and initializing functions:

- If the reset is caused by activation of the loadnormal key, the architectural mode of the CPU (and of all other CPUs in the configuration) is set to the ESA/390 mode.
- The contents of the current PSW, prefix, CPU timer, clock comparator, and TOD programmable register are set to zero. When the IPL sequence follows the reset function on that CPU, the contents of the PSW are not necessarily set to zero.
- The contents of control registers are set to their initial z/Architecture values. All 64 bits of the control registers are set regardless of whether the CPU is in the ESA/390 or z/Architecture architectural mode.
- 4. The contents of the floating-point-control register are set to zero.

These clearing and initializing functions include validation.

Setting the current PSW to zero when the CPU is in the ESA/390 architectural mode at the end of the operation causes the PSW to be invalid, since PSW bit 12 must be one in that mode. Thus, in this case if the CPU is placed in the operating state after a reset without first introducing a new PSW, a specification exception is recognized.

Subsystem Reset

Subsystem reset operates only on those elements in the configuration which are not CPUs. It performs the following actions:

- I/O-system reset is performed by the channel subsystem (see "I/O-System Reset" on page 17-11).
- 2. All floating interruption conditions in the configuration are cleared.

part of I/O-system reset, pending I/O-interruption conditions are cleared, and system reset is signaled to all control units and devices attached to the channel subsystem "I/O-System Reset" on page 17-11). The effect of system reset on I/O control units and devices and the resultant control-unit and device state are described in the appropriate System Library publication for the control unit or device. A system reset, in general, resets only those functions in a shared control unit or device that are associated with the particular channel path signaling the reset.

Clear Reset

Clear reset combines the initial-CPU-reset function with an initializing function which causes the following actions:

- 1. The architectural mode of all CPUs in the configuration is set to the ESA/390 mode.
- The access, general, and floating-point registers of all CPUs in the configuration are set to zero. All 64 bits of the general registers are set even though the CPUs are in the ESA/390 architectural mode at the end of the reset operation.
- The contents of the main storage in the configuration and the associated storage keys are set to zero with valid checking-block code.
- The locks used by any CPU in the configuration when executing the PERFORM LOCKED OPERATION instruction are released.
- 5. A subsystem reset is performed.

Validation is included in setting registers and in clearing storage and storage keys.

Programming Notes:

- The architectural mode is not changed by activation of the system-reset-normal key or by execution of a SIGNAL PROCESSOR CPU-reset or initial-CPU-reset order. All CPUs in the configuration are always in the same architectural mode.
- 2. For the CPU-reset operation not to affect the contents of fields that are to be left unchanged, the CPU must not be executing instructions and must be disabled for all interruptions at the time of the reset. Except for the operation of the CPU timer and for the possibility of a machine-check interruption occurring, all CPU activity can be stopped by placing the CPU in the wait state and by disabling it for I/O and external interruptions. To avoid the possibility of causing a reset at the time that the CPU timer is being updated or a machine-check interruption occurs, the CPU must be in the stopped state.
- CPU reset, initial CPU reset, subsystem reset, and clear reset do not affect the value and state of the TOD clock.
- 4. The conditions under which the CPU enters the check-stop state are model-dependent and include malfunctions that preclude the completion of the current operation. Hence, if CPU reset or initial CPU reset is executed while the CPU is in the check-stop state, the contents of the PSW, registers, and storage locations, including the storage keys and the storage location accessed at the time of the error, may have unpredictable values, and, in some cases, the contents may still be in error after the check-stop state is cleared by these resets. In this situation, a clear reset is required to clear the error.

Power-On Reset

The power-on-reset function for a component of the machine is performed as part of the power-on sequence for that component.

The power-on sequences for the TOD clock, main storage, expanded storage, and channel subsystem may be included as part of the CPU power-on sequence, or the power-on sequence for these units may be initiated separately. The following sections describe the power-on resets for the CPU, TOD clock, main storage, expanded

storage, and channel subsystem. See also Chapter 17, "I/O Support Functions," and the appropriate System Library publication for the channel subsystem, control units, and I/O devices.

CPU Power-On Reset: The power-on reset causes initial CPU reset to be performed and may or may not cause I/O-system reset to be performed in the channel subsystem. The contents of general registers, access registers, and floating-point registers are cleared to zeros with valid checking-block code. Locks used by PERFORM LOCKED OPERATION and associated with the CPU are released unless they are held by a CPU already powered on. If the reset is associated with establishing a configuration, the CPU is placed in the ESA/390 mode; otherwise, the CPU is placed in the architectural mode of the CPUs already in the configuration.

TOD-Clock Power-On Reset: The power-on reset causes the value of the TOD clock to be set to zero with valid checking-block code and causes the clock to enter the not-set state.

Main-Storage Power-On Reset: For volatile main storage (one that does not preserve its contents when power is off) and for storage keys, power-on reset causes zeros with valid checking-block code to be placed in these fields. The contents of nonvolatile main storage, including the checking-block code, remain unchanged.

Expanded-Storage Power-On Reset: The contents of expanded storage are cleared to zeros with valid checking-block code.

Channel-Subsystem Power-On Reset: The channel-subsystem power-on reset causes I/O-system reset to be performed in the channel subsystem. (See "I/O-System Reset" on page 17-11.)

Initial Program Loading

Initial program loading (IPL) provides a manual means for causing a program to be read from a designated device and for initiating execution of that program.

Some models may provide additional controls and indications relating to IPL; this additional information is specified in the System Library publication for the model.

IPL is initiated manually by setting the load-unitaddress controls to a four-digit number to designate an input device and by subsequently activating the load-clear or load-normal key for a particular CPU. In the description which follows, the term "this CPU" refers to the CPU in the configuration for which the load-clear or load-normal key was activated.

Activating the load-clear key causes a clear reset to be performed on the configuration.

Activating the load-normal key causes an initial CPU reset to be performed on this CPU, CPU reset to be propagated to all other CPUs in the configuration, and a subsystem reset to be performed on the remainder of the configuration.

Activating the load-clear key or the load-normal key sets the architectural mode to the ESA/390 mode. For ease of reference, the additional elements of the description of ESA/390 initial program loading are given below.

In the loading part of the operation, after the resets have been performed, this CPU then enters the load state. This CPU does not necessarily enter the stopped state during the execution of the reset operations. The load indicator is on while the CPU is in the load state.

Subsequently, a channel-program read operation is initiated from the I/O device designated by the load-unit-address controls. The effect of executing the channel program is as if a format-0 CCW beginning at absolute storage location 0 specified a read command with the modifier bits zeros, a data address of zero, a byte count of 24, the chain-command and SLI flags ones, and all other flags zeros.

The details of the channel-subsystem portion of the IPL operation are defined in "Initial Program Loading" on page 17-14.

When the IPL I/O operation is completed successfully, the subsystem-identification word for the IPL device is stored in absolute storage locations 184-187, zeros are stored in absolute storage locations 188-191, and a new PSW is loaded from absolute storage locations 0-7. If the PSW loading is successful and no machine malfunctions are detected, this CPU leaves the load state, and the load indicator is turned off. If the rate control

is set to the process position, the CPU enters the operating state, and the CPU operation proceeds under control of the new PSW. If the rate control is set to the instruction-step position, the CPU enters the stopped state, with the manual indicator on, after the new PSW is loaded.

If the IPL I/O operation or the PSW loading is not completed successfully, the CPU remains in the load state, and the load indicator remains on. The contents of absolute storage locations 0-7 are unpredictable.

Store Status

The store-status operation places an architecturalmode identification and the contents of the CPU registers, except for the TOD clock, in assigned storage locations.

Figure 4-11 lists the fields that are stored, their length, and their location in main storage.

Field	Length in Bytes	Absolute Address
Architectural-mode id	1	163
Fl-pt registers 0-15	128	4608
General registers 0-15	128	4736
Current PSW	16	4864
Prefix	4	4888
Fl-pt control register	4	4892
TOD programmable register	4	4900
CPU timer	8	4904
Zeros	1	4912
Bits 0-55 of clock	7	4913
comparator		
Access registers 0-15	64	4928
Control registers 0-15	128	4992

Figure 4-11. Assigned Storage Locations for Store Status

During the execution of the store-status operation, zeros are stored in bit positions 0-6, and a one is stored in bit position 7, of absolute location 163, the store-status architectural-mode identification.

When the CPU is in the ESA/390 architectural mode, the store-status operation stores all zeros at absolute location 163.

When bits 0-55 of the clock comparator are stored beginning at absolute location 4913, zeros are stored at absolute location 4912.

The contents of the registers are not changed. If an error is encountered during the operation, the CPU enters the check-stop state.

The store-status operation can be initiated manually by use of the store-status key (see Chapter 12, "Operator Facilities"). The storestatus operation can also be initiated at the CPU addressed by executing SIGNAL PROCESSOR, specifying the stop-and-storestatus order. Execution of SIGNAL PROCESSOR specifying the store-status-at-address permits the same status information, except for the store-status architectural-mode identification, to be stored at a designated address (see "Signal-Processor Orders").

Multiprocessing

The multiprocessing facility provides for the interconnection of CPUs, via a common main storage, in order to enhance system availability and to share data and resources. The multiprocessing facility includes the following facilities:

- · Shared main storage
- CPU-to-CPU interconnection
- TOD-clock synchronization

Associated with these facilities are two external-interruption conditions (TOD-clock-sync check and malfunction alert), which are described in Chapter 6, "Interruptions"; and control-register positions for the TOD-clock-sync-control bit and for the masks for the external-interruption conditions, which are listed in "Control Registers" on page 4-7.

The channel subsystem, including all subchannels, in a multiprocessing configuration can be accessed by all CPUs in the configuration. I/O-interruption conditions are floating and can be accepted by any CPU in the configuration.

Shared Main Storage

The shared-main-storage facility permits more than one CPU to have access to common main-storage locations. All CPUs having access to a common main-storage location have access to the entire 4K-byte block containing that location and to the associated storage key. The channel subsystem and all CPUs in the configuration refer to a shared main-storage location using the same absolute address.

CPU-Address Identification

Each CPU has a number assigned, called its CPU address. A CPU address uniquely identifies one CPU within a configuration. The CPU is designated by specifying this address in the CPU-address field of SIGNAL PROCESSOR. The CPU signaling a malfunction alert, emergency signal, or external call is identified by storing this address in the CPU-address field with the interruption. The CPU address is assigned during system installation and is not changed as a result of reconfiguration changes. The program can determine the address of the CPU by using STORE CPU ADDRESS.

CPU Signaling and Response

The CPU-signaling-and-response facility consists of SIGNAL PROCESSOR and a mechanism to interpret and act on several order codes. The facility provides for communications among CPUs, including transmitting, receiving, and decoding a set of assigned order codes; initiating the specified operation; and responding to the signaling CPU. A CPU can address SIGNAL PROCESSOR to itself. SIGNAL PROCESSOR is described in Chapter 10, "Control Instructions."

Signal-Processor Orders

The signal-processor orders are specified in bit positions 56-63 of the second-operand address of SIGNAL PROCESSOR and are encoded as shown in Figure 4-12 on page 4-50.

Code (Hex)	Order
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F-11	Unassigned Sense External call Emergency signal Start Stop Restart Unassigned Unassigned Stop and store status Unassigned Initial CPU reset CPU reset Set prefix Store status at address Unassigned Set architecture
0F-11	Unassigned

Figure 4-12. Encoding of Orders

The orders are defined as follows:

Sense: The addressed CPU presents its status to the issuing CPU (see "Status Bits" on page 4-54 for a definition of the bits). No other action is caused at the addressed CPU. The status, if not all zeros, is stored in the general register designated by the R₁ field of the SIGNAL PROCESSOR instruction, and condition code 1 is set; if all status bits are zeros, condition code 0 is set.

External Call: An external-call externalinterruption condition is generated at the addressed CPU. The interruption condition becomes pending during the execution of SIGNAL PROCESSOR. The associated interruption occurs when the CPU is enabled for that condition and does not necessarily occur during the execution of SIGNAL PROCESSOR. The address of the CPU sending the signal is provided with the interruption code when the interruption occurs. Only one external-call condition can be kept pending in a CPU at a time. The order is effective only when the addressed CPU is in the stopped or the operating state.

Emergency Signal: An emergency-signal external-interruption condition is generated at the addressed CPU. The interruption condition becomes pending during the execution of SIGNAL PROCESSOR. The associated interruption occurs

when the CPU is enabled for that condition and does not necessarily occur during the execution of SIGNAL PROCESSOR. The address of the CPU sending the signal is provided with the interruption code when the interruption occurs. At any one time the receiving CPU can keep pending one emergency-signal condition for each CPU in the configuration, including the receiving CPU itself. The order is effective only when the addressed CPU is in the stopped or the operating state.

Start: The addressed CPU performs the start function (see "Stopped, Operating, Load, and Check-Stop States" on page 4-1). The CPU does not necessarily enter the operating state during the execution of SIGNAL PROCESSOR. The order is effective only when the addressed CPU is in the stopped state. The effect of performing the start function is unpredictable when the stopped state has been entered by reset.

Stop: The addressed CPU performs the stop function (see "Stopped, Operating, Load, and Check-Stop States" on page 4-1). The CPU does not necessarily enter the stopped state during the execution of SIGNAL PROCESSOR. The order is effective only when the CPU is in the operating state.

Restart: The addressed CPU performs the restart operation (see "Restart Interruption" on page 6-45). The CPU does not necessarily perform the operation during the execution of SIGNAL PROCESSOR. The order is effective only when the addressed CPU is in the stopped or the operating state.

Stop and Store Status: The addressed CPU performs the stop function, followed by the storeoperation (see "Store Status" page 4-48). The CPU does not necessarily complete the operation, or even enter the stopped state. during the execution of **SIGNAL** PROCESSOR. The order is effective only when the addressed CPU is in the stopped or the operating state.

Initial CPU Reset: The addressed CPU performs initial CPU reset (see "Resets" on page 4-41). The execution of the reset does not affect the architectural mode or other CPUs and does not cause I/O to be reset. The reset operation is not necessarily completed during the execution of SIGNAL PROCESSOR.

CPU Reset: The addressed CPU performs CPU reset (see "Resets" on page 4-41). The execution of the reset does not affect the architectural mode or other CPUs and does not cause I/O to be reset. The reset operation is not necessarily completed during the execution of SIGNAL PROCESSOR.

Set Prefix: The contents of bit positions 33-50 of parameter register of the SIGNAL PROCESSOR instruction are treated as a prefix value, which replaces bits 33-50 of the prefix register of the addressed CPU. Bits 0-32 and 51-63 of the parameter register are ignored. The order is accepted only if the addressed CPU is in the stopped state, the value to be placed in the prefix register designates an 8K block which is available in the configuration, and no other condition precludes accepting the order. Verification of the stopped state of the addressed CPU and of the availability of the designated storage is performed during execution of SIGNAL PROCESSOR. accepted, the order is not necessarily completed during the execution of SIGNAL PROCESSOR.

The parameter register has the following format:

[//	//	Prefix Value	////	////
0	33		52	63

The set-prefix order is completed as follows:

- If the addressed CPU is not in the stopped state, the order is not accepted. Instead, bit 54 (incorrect state) of the general register designated by the R₁ field of the SIGNAL PROCESSOR instruction is set to one, and condition code 1 is set.
- The value to be placed in the prefix register of the addressed CPU is tested for the availability of the designated storage. The absolute address of an 8K-byte area of storage is formed by appending 13 zeros to the right and 33 zeros to the left of bits 33-50 of the parameter value. This address is treated as a 64-bit absolute address regardless of whether the sending and receiving CPUs are in the 24-bit, 31-bit, or 64-bit addressing mode. The two 4K-byte blocks of storage within the new prefix area are accessed. The accesses to the blocks are not subject to protection, and the associated reference bits may or may not be set to one. If either block is not available in the configuration, the order is not accepted

by the addressed CPU, bit 55 (invalid parameter) of the general register designated by the R₁ field of the SIGNAL PROCESSOR instruction is set to one, and condition code 1 is set.

- The value is placed in the prefix register of the addressed CPU.
- The ALB and TLB of the addressed CPU are cleared of their contents.
- A serializing and checkpoint-synchronizing function is performed on the addressed CPU following insertion of the new prefix value.

Store Status at Address: The contents of bit positions 33-54 of the parameter register of the SIGNAL PROCESSOR instruction are used as the origin of a 512-byte area on a 512-byte boundary in absolute storage into which the status of the addressed CPU is stored. Bits 0-32 and 55-63 of the parameter register are ignored.

The order is accepted only if the addressed CPU is in the stopped state, the status-area origin designates a location which is available in the configuration, and no other condition precludes accepting the order. Verification of the stopped state of the addressed CPU and of the availability of the designated storage is performed during execution of SIGNAL PROCESSOR. If accepted, the order is not necessarily completed during the execution of SIGNAL PROCESSOR.

The parameter register has the following format:

The store-status-at-address order is completed as follows:

- If the addressed CPU is not in the stopped state, the order is not accepted. Instead, bit 54 (incorrect state) of the general register designated by the R₁ field of the SIGNAL PROCESSOR instruction is set to one, and condition code 1 is set.
- The address of the area into which status is to be stored is tested for availability. The absolute address of a 512-byte area of storage is formed by appending 9 zeros to the right and 33 zeros to the left of bits 33-54 of the parameter value. This address is treated as a 64-bit absolute address regardless of whether the

sending and receiving CPUs are in the 24-bit, 31-bit, or 64-bit addressing mode. The 512-byte block of storage at this address is accessed. The access is not subject to protection, and the associated reference bit may or may not be set to one. If the block is not available in the configuration, the order is not accepted by the addressed CPU, bit 55 (invalid parameter) of the general register designated by the R1 field of the SIGNAL PROCESSOR instruction is set to one, and condition code 1 is set.

- · The status of the addressed CPU is placed in the designated area. The information stored, and the format of the area receiving the information, are the same as for the stop-andstore-status order, except that each field, rather than being stored at an offset from the beginning of absolute storage, is stored in the designated area at the offsets listed in Figure 4-13, and except that an architecturalmode identification is not stored. **Bytes** 288-291 and 312-319 of the designated area remain unchanged.
- A serialization and checkpoint-synchronization function is performed on the addressed CPU following storing of the status.

,		
Field	Length in Bytes	Offset in Bytes
Fl-pt registers 0-15 General registers 0-15	128 128	0 128
Current PSW	16	256
Prefix	4	280
Fl-pt-control register	4	284
TOD programmable register	4	292
CPU timer	8	296
Zeros	1	304
Bits 0-55 of clock	7	305
comparator		
Access registers 0-15	64	320
Control registers 0-15	128	384

Figure 4-13. Location of Status Fields in Designated Area

Programming Note: The architectural mode of the CPU that stored status in a designated area normally is indicated by bit 12 of the PSW stored at offset 256 in the area. The PSW is stored at the same offset, 256, in both the ESA/390 mode and the z/Architecture mode. Bit 12 is one in an ESA/390 PSW and zero in an z/Architecture PSW. The store-status-at-address order does not store the architectural-mode identification that is stored at absolute location 163 by the store-status operation and the stop-and-store-status order.

Set Architecture: The contents of bit positions 56-63 of the parameter register are used as a code specifying an architectural mode to which all CPUs in the configuration are to be set: code 0 specifies the ESA/390 mode, and code 1 specifies the z/Architecture mode. Bits 0-55 of the parameter register are ignored. The contents of the CPU-address reaister of the SIGNAL PROCESSOR instruction are ignored; all other CPUs in the configuration are considered to be addressed.

The order is accepted only if the code is 0 or 1, the CPU is not already in the mode specified by the code, each of all other CPUs is in either the stopped or the check-stop state, and no other condition precludes accepting the order. If accepted, the order is completed by all CPUs during the execution of SIGNAL PROCESSOR. In no case can different CPUs be in different architectural modes.

The set-architecture order is completed as follows:

- If the code in the parameter register is not 0 or 1, or if the CPU is already in the architectural mode specified by the code, the order is not accepted. Instead, bit 55 (invalid parameter) of the general register designated by the R₁ field of the SIGNAL PROCESSOR instruction is set to one, and condition code 1 is set.
- If it is not true that all other CPUs in the configuration are in the stopped or check-stop state, the order is not accepted. Instead, bit 54 (incorrect state) of the general register designated by the R1 field of the SIGNAL PROCESSOR instruction is set to one, and condition code 1 is set.
- · The architectural mode of all CPUs in the configuration is set as specified by the code.
- If the order changes the architectural mode from ESA/390 to z/Architecture, then, for each CPU in the configuration, the eight-byte current PSW is changed to a 16-byte PSW, and the bits of the 16-byte PSW are set as follows: bits 0-11 and 13-32 are set equal to the same bits of the eight-byte PSW, bit 12 and bits 33-96 are set to zeros, and bits

97-127 are set equal to bits 33-63 of the eight-byte PSW. Also, bit 19 of the ESA/390 prefix, which becomes bit 51 of the z/Architecture prefix, is set to zero.

- If the order changes the architectural mode from z/Architecture to ESA/390, then, for each CPU in the configuration, the 16-byte current PSW is changed to an eight-byte PSW, and the bits of the eight-byte PSW are set as follows: bits 0-11 and 13-32 are set equal to the same bits of the 16-byte PSW, bit 12 is set to one, and bits 33-63 are set equal to bits 97-127 of the 16-byte PSW.
- · The ALBs and TLBs of all CPUs in the configuration are cleared of their contents.
- A serialization and checkpoint-synchronization function is performed on all CPUs in the configuration.

If the order changes the architectural mode from z/Architecture to ESA/390 and the SIGNAL PROCESSOR instruction causes occurrence of an instruction-fetching PER event, only the rightmost 31 bits of the address of the instruction are stored in the ESA/390 PER-address field.

Programming Notes:

- 1. If the set-architecture order changes the architectural mode from z/Architecture to ESA/390 and bit 31 of the PSW is one, the PSW is invalid.
- 2. For a discussion of the relative performance of the SIGNAL PROCESSOR orders, see the programming note following the instruction SIGNAL **PROCESSOR** in Chapter 10. "Control Instructions."

Conditions Determining Response

Conditions Precluding Interpretation of the Order Code

The following situations preclude the initiation of the order. The sequence in which the situations are listed is the order of priority for indicating concurrently existing situations:

1. The access path to the addressed CPU is busy because a concurrently executed SIGNAL **PROCESSOR** is using the CPU-signaling-and-response facility. The

CPU which is concurrently executing the instruction can be any CPU in the configuration other than this CPU, and the CPU address can be any address, including that of this CPU or an invalid address. The order is rejected. Condition code 2 is set.

- 2. The addressed CPU is not operational; that is, it is not provided in the installation, it is not in the configuration, it is in any of certain customer-engineer test modes, or its power is off. The order is rejected. Condition code 3 is set. This condition cannot arise as a result of a SIGNAL PROCESSOR instruction executed by a CPU addressing itself.
- 3. One of the following conditions exists at the addressed CPU:
 - a. A previously issued start, stop, restart, stop-and-store-status, set-prefix, or storestatus-at-address order has been accepted by the addressed CPU, and execution of the function requested by the order has not yet been completed.
 - b. A manual start, stop, restart, or storestatus function has been initiated at the addressed CPU, and the function has not yet been completed. This condition cannot arise as a result of a SIGNAL PROCESSOR instruction executed by a CPU addressing itself.

If the currently specified order is sense, external call, emergency signal, start, stop, restart, stop and store status, set prefix, store status at address, or set architecture, then the order is rejected, and condition code 2 is set. If the currently specified order is one of the reset orders, or an unassigned or notimplemented order, the order code is interpreted as described in "Status Bits" on page 4-54.

- 4. One of the following conditions exists at the addressed CPU:
 - a. A previously issued initial-CPU-reset or CPU-reset order has been accepted by the addressed CPU, and execution of the function requested by the order has not yet been completed.
 - b. A manual-reset function has been initiated at the addressed CPU, and the function has not yet been completed. This condition cannot arise as a result of a SIGNAL

PROCESSOR instruction executed by a CPU addressing itself.

If the currently specified order is sense, external call, emergency signal, start, stop, restart, stop and store status, set prefix, store status at address, or set architecture, then the order is rejected, and condition code 2 is set. If the currently specified order is one of the reset orders, or an unassigned or not-implemented order, either the order is rejected and condition code 2 is set or the order code is interpreted as described in "Status Bits."

When any of the conditions described in items 3 and 4 exists, the addressed CPU is referred to as "busy." Busy is not indicated if the addressed CPU is in the check-stop state or when the operator-intervening condition exists. A CPU-busy condition is normally of short duration; however, the conditions described in item 3 may last indefinitely because of a string of interruptions. In this situation, however, the CPU does not appear busy to any of the reset orders.

When the conditions described in items 1 and 2 above do not apply and operator-intervening and receiver-check status conditions do not exist at the addressed CPU, reset orders may be accepted regardless of whether the addressed CPU has completed a previously accepted order. This may cause the previous order to be lost when it is only partially completed, making unpredictable whether the results defined for the lost order are obtained.

Status Bits

Various status conditions are defined whereby the issuing and addressed CPUs can indicate their responses to the specified order. The status conditions and their bit positions in the general register designated by the R₁ field of the SIGNAL PROCESSOR instruction are shown in Figure 4-14.

ı		
	Bit Position	Status Condition
	32 33-53 54 55 56 57 58 59 60 61 62 63	Equipment check Unassigned; zeros stored Incorrect state Invalid parameter External-call pending Stopped Operator intervening Check stop Unassigned; zero stored Inoperative Invalid order Receiver check
		I

Figure 4-14. Status Conditions

The status condition assigned to bit position 32, and to bit position 55 when the order is set architecture, are generated by the CPU executing SIGNAL PROCESSOR. The remaining status conditions are generated by the addressed CPU.

When the invalid-parameter condition exists for the set-architecture order, bit 55 of the general register designated by the R₁ field of the SIGNAL PROCESSOR instruction is set to one, all other bits in bit positions 32-63 are set to zeros, bits 0-31 of the register remain unchanged, and condition code 1 is set. No other action is taken.

When the equipment-check condition exists, except when the invalid-parameter condition exists for the set-architecture order, bit 32 of the general register designated by the R₁ field of the SIGNAL PROCESSOR instruction is set to one, unassigned bits in bit positions 32-63 of the status register are set to zeros, the other status bits are unpredictable, and bits 0-31 of the register remain unchanged. In this case, condition code 1 is set independent of whether the access path to the addressed CPU is busy and independent of whether the addressed CPU is not operational, is busy, or has presented zero status.

When the access path to the addressed CPU is not busy and the addressed CPU is operational and does not indicate busy to the currently specified order, the addressed CPU presents its status to the issuing CPU. These status bits are of two types:

1. Status bits 54, 55 when the order is not set architecture, 56-59, and 61 indicate the presence of the corresponding conditions in the

addressed CPU at the time the order code is received. Except in response to the sense order, each condition is indicated only when the condition precludes the successful execution of the specified order, although invalid parameter is not necessarily indicated when any other precluding condition exists. In the case of sense, all existing status conditions are indicated; the operator-intervening condition is indicated if it precludes the execution of any installed order.

2. Status bits 62 and 63 indicate that the corresponding conditions were detected by the addressed CPU during reception of the order.

If the presented status is all zeros, the addressed CPU has accepted the order, and condition code 0 is set at the issuing CPU; if the presented status is not all zeros, the order has been rejected, the status is stored at the issuing CPU in the general register designated by the R₁ field of the SIGNAL PROCESSOR instruction, zeros are stored in the unassigned positions in bit positions 32-63 of the register, bits 0-31 of the register remain unchanged, and condition code 1 is set.

When the order is set architecture, "the addressed CPU" refers to each of the other CPUs in the configuration. Those CPUs, in an unpredictable order, are tested for a condition that causes setting of condition code 1, 2, or 3. Conditions are prioritized for a single CPU as if it were the only CPU addressed, but there is no prioritization across CPUs. If a condition is recognized, no further CPUs are tested, the condition code corresponding to the condition is set, and the execution of SIGNAL PROCESSOR is completed.

The status conditions are defined as follows:

Equipment Check: This condition exists when the CPU executing the instruction detects equipment malfunctioning that has affected only the execution of this instruction and the associated order. The order code may or may not have been transmitted and may or may not have been accepted, and the status bits provided by the addressed CPU may be in error. This condition is not detected if the invalid-parameter condition for the set-architecture order is detected.

Incorrect State: A set-prefix or store-status-ataddress order has been rejected because the addressed CPU is not stopped, or a setarchitecture order has been rejected because not all other CPUs are stopped or in the check-stop state. When applicable, this status is generated during execution of SIGNAL PROCESSOR and is indicated concurrently with other indications of conditions which preclude execution of the order, except that this status is not generated if an invalid-parameter condition exists for a set-architecture order.

Invalid Parameter: This condition exists in two cases:

- The parameter value supplied with a set-prefix or store-status-at-address order designates a storage location which is not available in the configuration. When applicable, this status is generated during execution of SIGNAL PROCESSOR, except that it is not necessarily generated when another condition precluding execution of the order also exists.
- The parameter value supplied with a setarchitecture order either is not 0 or 1 or specifies the current architectural mode. When applicable, this status is generated during execution of SIGNAL PROCESSOR, and no other status is generated.

External Call Pending: This condition exists when an external-call interruption condition is pending in the addressed CPU because of a previously issued SIGNAL PROCESSOR order. The condition exists from the time an external-call order is accepted until the resultant external interruption has been completed or a CPU reset occurs. The condition may be due to the issuing CPU or another CPU. The condition, when present, is indicated only in response to sense and to external call.

Stopped: This condition exists when the addressed CPU is in the stopped state. The condition, when present, is indicated only in response to sense. This condition cannot be reported as a result of a SIGNAL PROCESSOR instruction executed by a CPU addressing itself.

Operator Intervening: This condition exists when the addressed CPU is executing certain operations initiated from local or remote operator facilities. The particular manually initiated operations that cause this condition to be present depend on the model and on the order specified. The operator-intervening condition may exist when

the addressed CPU uses reloadable control storage to perform an order and the required licensed internal code has not been loaded by the IML function. The operator-intervening condition, when present, can be indicated in response to all Operator intervening is indicated in orders. response to sense if the condition is present and precludes the acceptance of any of the installed orders. The condition may also be indicated in response to unassigned or uninstalled orders. This condition cannot arise as a result of a SIGNAL PROCESSOR instruction executed by a CPU addressing itself.

Check Stop: This condition exists when the addressed CPU is in the check-stop state. The condition, when present, is indicated only in response to sense, external call, emergency signal, start, stop, restart, set prefix, store status at address, and stop and store status. The condition may also be indicated in response to unassigned or uninstalled orders. This condition cannot be reported as a result of a SIGNAL PROCESSOR instruction executed by a CPU addressing itself.


Inoperative: This condition indicates that the execution of the operation specified by the order code requires the use of a service processor which is inoperative. The failure of the service processor may have been previously reported by a service-processor-damage machine-check condition. The inoperative condition cannot occur for the sense, external-call, or emergency-signal order code.

Invalid Order: This condition exists during the communications associated with the execution of SIGNAL PROCESSOR when an unassigned or uninstalled order code is decoded.

Receiver Check: This condition exists when the addressed CPU detects malfunctioning of equipment during the communications associated with the execution of SIGNAL PROCESSOR. When this condition is indicated, the order has not been initiated, and, since the malfunction may have affected the generation of the remaining receiver status bits, these bits are not necessarily valid. A machine-check condition may or may not have been generated at the addressed CPU.

The following chart summarizes which status conditions are presented to the issuing CPU in response to each order code.

Status Condition



Explanation:

- The current state of the operator-intervening condition may depend on the order code that is being interpreted.
- If a one is presented in the receiver-check bit position, the values presented in the other bit positions are not necessarily valid.
- A zero is presented in this bit position regardless of the current state of this condition.
- 1 A one is presented in this bit position.
- Χ A zero or a one is presented in this bit position, reflecting the current state of the corresponding condition.
- Either a zero or the current state of the corresponding condition is indicated.

If the presented status bits are all zeros, the order has been accepted, and the issuing CPU sets condition code 0. If one or more ones are presented, the order has been rejected, and the issuing CPU stores the status in the general register designated by the R1 field of the SIGNAL PROCESSOR instruction and sets condition code 1.

Programming Notes:

- 1. All SIGNAL PROCESSOR orders except set architecture (which in effect is addressed to all other CPUs and affects all CPUs) can be addressed to this same CPU. The following are examples of functions obtained by a CPU addressing SIGNAL PROCESSOR to itself:
 - a. Sense indicates whether an external-call condition is pending.
 - b. External call and emergency signal cause the corresponding interruption conditions to be generated. External call can be rejected because of a previously generated external-call condition.
 - c. Start sets condition code 0 and has no other effect.
 - d. Stop causes the CPU to set condition code 0, take pending interruptions for which it is enabled, and enter the stopped state.

- e. Restart provides a means to store the current PSW.
- f. Stop and store status causes the machine to stop and store all current status.
- 2. Two CPUs can simultaneously execute SIGNAL PROCESSOR, with each CPU addressing the other. When this occurs, one CPU, but not both, can find the access path busy because of the transmission of the order code or status bits associated with SIGNAL PROCESSOR that is being executed by the other CPU. Alternatively, both CPUs can find the access path available and transmit the order codes to each other. In particular, two CPUs can simultaneously stop, restart, or reset each other.
- 3. To obtain status from another CPU which is in the check-stop state by means of the storestatus-at-address order, a CPU reset operation should first be used to bring the CPU to the stopped state. This reset order does not alter the status, and, depending on the nature of the malfunction, provides the best chance of establishing conditions in the addressed CPU which allow status to be obtained.

Chapter 5. Program Execution

Instructions	PC-Number Translation Control 5-29
Operands	Control Register 5 5-29
Instruction Formats 5-3	PC-Number Translation Tables 5-29
Register Operands 5-6	Linkage-Table Entries 5-29
Immediate Operands 5-6	Entry-Table Entries 5-30
Storage Operands 5-6	PC-Number-Translation Process 5-31
Address Generation 5-7	Obtaining the Linkage-Table
Trimodal Addressing 5-7	Designation 5-32
Sequential Instruction-Address Generation . 5-7	Linkage-Table Lookup 5-33
Operand-Address Generation 5-8	Entry-Table Lookup 5-33
Formation of the Intermediate Value 5-8	Recognition of Exceptions during
Formation of the Operand Address 5-8	PC-Number Translation 5-33
Branch-Address Generation 5-9	Home Address Space 5-34
Formation of the Intermediate Value 5-9	Access-Register Introduction 5-34
Formation of the Branch Address 5-9	Summary
Instruction Execution and Sequencing 5-10	Access-Register Functions 5-35
Decision Making 5-10	Access-Register-Specified Address
Loop Control	Spaces
Subroutine Linkage without the Linkage	Access-Register Instructions 5-42
Stack	Access-Register Translation 5-43
Simple Branch Instructions 5-10	Access-Register-Translation Control 5-43
Other Linkage Instructions 5-14	Control Register 2 5-43
Interruptions	Control Register 5 5-43
Types of Instruction Ending 5-19	Control Register 8 5-43
Completion	Access Registers 5-44
Suppression 5-19	Access-Register-Translation Tables 5-44
Nullification	Dispatchable-Unit Control Table and
Termination	Access-List Designations 5-45
Interruptible Instructions 5-20	Access-List Entries 5-46
Point of Interruption 5-20	ASN-Second-Table Entries 5-47
Unit of Operation 5-20	Access-Register-Translation Process 5-48
Execution of Interruptible Instructions 5-20	Selecting the Access-List-Entry Token . 5-51
Condition-Code Alternative to	Obtaining the Primary or Secondary
Interruptibility 5-21	Address-Space-Control Element 5-51
Exceptions to Nullification and	Checking the First Byte of the ALET 5-51
Suppression 5-22	Obtaining the Effective Access-List
Storage Change and Restoration for	Designation 5-51
DAT-Associated Access Exceptions 5-22	Access-List Lookup 5-51
Modification of DAT-Table Entries 5-23	Locating the ASN-Second-Table Entry 5-52
Trial Execution for Editing Instructions	Authorizing the Use of the Access-List
and Translate Instruction 5-23	Entry
Authorization Mechanisms 5-23	Checking for Access-List-Controlled
Mode Requirements 5-24	Protection 5-53
Extraction-Authority Control 5-24	Obtaining the Address-Space-Control
PSW-Key Mask 5-24	Element from the ASN-Second-Table
Secondary-Space Control 5-25	Entry
Subsystem-Linkage Control 5-25	Recognition of Exceptions during
ASN-Translation Control 5-25	Access-Register Translation 5-53
Authorization Index 5-25	ART-Lookaside Buffer 5-53
PC-Number Translation 5-29	ALB Structure 5-53

© Copyright IBM Corp. 1990-2001 **5-1**

Formation of ALB Entries 5-54	Unstacking Process	. 5-/5
Use of ALB Entries 5-54	Locating the Current Entry and	
Modification of ART Tables 5-55	Processing a Header Entry	5-75
Subspace Groups 5-55	Checking for a State Entry	. 5-76
Subspace-Group Tables 5-55	Restoring Information	. 5-76
Subspace-Group Dispatchable-Unit	Updating the Preceding Entry	. 5-77
Control Table 5-55	Updating Control Register 15	. 5-77
Subspace-Group ASN-Second-Table	Recognition of Exceptions during the	
Entries 5-57	Unstacking Process	5-77
Subspace-Replacement Operations 5-59	Sequence of Storage References	. 5-77
Linkage-Stack Introduction 5-60	Conceptual Sequence	. 5-77
Summary	Overlapped Operation of Instruction	
Linkage-Stack Functions 5-60	Execution	5-78
Transferring Program Control 5-60	Divisible Instruction Execution	. 5-78
Branching Using the Linkage Stack 5-62	Interlocks for Virtual-Storage References	. 5-79
Adding and Retrieving Information 5-63	Interlocks between Instructions	. 5-79
Testing Authorization 5-63	Interlocks within a Single Instruction .	. 5-80
Program-Problem Analysis 5-64	Instruction Fetching	. 5-81
Linkage-Stack Entry-Table Entries 5-64	ART-Table and DAT-Table Fetches	. 5-83
Linkage-Stack Operations 5-65	Storage-Key Accesses	. 5-83
Linkage-Stack-Operations Control 5-67	Storage-Operand References	. 5-84
Control Register 15 5-67	Storage-Operand Fetch References .	. 5-84
Linkage Stack 5-67	Storage-Operand Store References .	. 5-84
Entry Descriptors 5-67	Storage-Operand Update References	. 5-85
Header Entries 5-69	Storage-Operand Consistency	. 5-86
Trailer Entries 5-69	Single-Access References	. 5-86
State Entries 5-70	Multiple-Access References	. 5-86
Stacking Process 5-72	Block-Concurrent References	. 5-87
Locating Space for a New Entry 5-72	Consistency Specification	. 5-87
Forming the New Entry 5-73	Relation between Operand Accesses	. 5-89
Updating the Current Entry 5-74	Other Storage References	. 5-89
Updating Control Register 15 5-74	Serialization	. 5-89
Recognition of Exceptions during the	CPU Serialization	. 5-90
Stacking Process 5-74	Channel-Program Serialization	. 5-91

Normally, operation of the CPU is controlled by instructions in storage that are executed sequentially, one at a time, left to right in an ascending sequence of storage addresses. A change in the sequential operation may be caused by branching, LOAD PSW, interruptions, SIGNAL PROCESSOR orders, or manual intervention.

Instructions

Each instruction consists of two major parts:

- An operation code (op code), which specifies the operation to be performed
- · The designation of the operands that participate

Operands

Operands can be grouped in three classes: operands located in registers, immediate operands, and operands in storage. Operands may be either explicitly or implicitly designated.

Register operands can be located in general, floating-point, access, or control registers, with the type of register identified by the op code. The register containing the operand is specified by identifying the register in a four-bit field, called the R field, in the instruction. For some instructions, an operand is located in an implicitly designated register, the register being implied by the op code.

Immediate operands are contained within the instruction, and the 8-bit, 16-bit, or 32-bit field containing the immediate operand is called the I field.

Operands in storage may have an implied length; be specified by a bit mask; be specified by a four-bit or eight-bit length specification, called the L field, in the instruction; or have a length specified by the contents of a general register. The addresses of operands in storage are specified by means of a format that uses the contents of a general register as part of the address. This makes it possible to:

- Specify a complete address by using an abbreviated notation
- Perform address manipulation using instructions which employ general registers for operands
- 3. Modify addresses by program means without alteration of the instruction stream
- Operate independent of the location of data areas by directly using addresses received from other programs

The address used to refer to storage either is contained in a register designated by the R field in the instruction or is calculated from a base address, index, and displacement, specified by the B, X, and D fields, respectively, in the instruction.


When the CPU is in the access-register mode, a B or R field may designate an access register in addition to being used to specify an address.

To describe the execution of instructions, operands are designated as first and second operands and, in some cases, third operands.

In general, two operands participate in an instruction execution, and the result replaces the first However, CONVERT TO DECIMAL, operand. TEST BLOCK, and instructions with "store" in the instruction name (other than STORE THEN AND SYSTEM MASK and STORE THEN OR SYSTEM MASK) use the second-operand address to designate a location in which to store. TEST AND SET, COMPARE AND SWAP, and COMPARE DOUBLE AND SWAP may perform an update on the second operand. Except when otherwise stated, the contents of all registers and storage locations participating in the addressing or execution part of an operation remain unchanged.

Instruction Formats

An instruction is one, two, or three halfwords in length and must be located in storage on a halfword boundary. Each instruction is in one of 18 basic formats: E, RR, RRE, RRF, RX, RXE, RXF, RS, RSE, RSL, RSI, RI, RIE, RIL, SI, S, SSE, and SS, with three variations of RRF, two of 1 RS RSE, and RIL, and four of SS. See Figure 5-1 on page 5-4.



S Format Op Code В2 D2 0 16 20 31 SS Format I В2 Op Code Вı D₁ D2 8 47 0 16 20 32 36 Вı Op Code Lı L2 Dı В2 D2 8 20 0 12 16 32 36 Op Code Rı Rз Вı Dı В2 D2 12 16 20 36 47 0 8 32 Op Code Rз В2 D2 В4 D4 Rı 8 12 16 20 32 36 47 SSE Format

Figure 5-1 (Part 3 of 3). Basic Instruction Formats

16

Вı

20

Dı

B2

36

32

D2

47

Op Code

0

Instruction fields shown in Figure 5-1 on page 5-4 as containing slashes (/) are currently unassigned. These fields in an instruction should contain zeros; otherwise, the program may not operate compatibly in the future.

Some instructions contain fields that vary slightly from the basic format, and in some instructions the operation performed does not follow the general rules stated in this section. All of these exceptions are explicitly identified in the individual instruction descriptions.

The format names indicate, in general terms, the classes of operands which participate in the operation:

- E denotes an operation using implied operands and having an extended op-code field.
- RR denotes a register-and-register operation.
- RRE denotes a register-and-register operation having an extended op-code field.
- RRF denotes a register-and-register operation having an extended op-code field and an additional R field, M field, or both.

- RX denotes a register-and-indexed-storage operation.
- RXE denotes a register-and-indexed-storage operation having an extended op-code field.
- RXF denotes a register-and-indexed-storage operation having an extended op-code field and an additional R field.
- RS denotes a register-and-storage operation.
- RSE denotes a register-and-storage operation having an extended op-code field.
- RSL denotes a storage operation (with an instruction format derived from the RSE format).
- RSI denotes a register-and-immediate operation
- RI denotes a register-and-immediate operation having an extended op-code field.
- RIE denotes a register-and-immediate operation having a longer extended op-code field.
- RIL denotes a register-and-immediate operation having an extended op-code field and a longer immediate field.
- SI denotes a storage-and-immediate operation.
- S denotes an operation using an implied operand and storage.
- SS denotes a storage-and-storage operation.
- SSE denotes a storage-and-storage operation having an extended op-code field.

In the RR, RX, RS, RSI, SI, and SS formats, the first byte of an instruction contains the op code. In the E, RRE, RRF, S, and SSE formats, the first two bytes of an instruction contain the op code, except that for some instructions in the S format, the op code is in only the first byte. In the RI and RIL formats, the op code is in the first byte and bit positions 12-15 of an instruction. In the RXE, RXF, RSE, RSL, and RIE formats, the op code is in the first byte and bits 40-47 of an instruction.

The first two bits of the first or only byte of the op code specify the length and format of the instruction, as follows:

Bit Positions 0-1	Instruction Length (in Halfwords)	Instruction Format
00 01 10	One Two Two Three	E/RR RX RRE/RRF/RX/RS/RSI/RI/ SI/S RXE/RXF/RSE/RSL/RIE/ RIL/SS/SSE

In the format illustration for each individual instruction description, the op-code field or fields show the op code as hexadecimal digits within single quotes. The hexadecimal representation uses 0-9 for the binary codes 0000-1001 and A-F for the binary codes 1010-1111.

The remaining fields in the format illustration for each instruction are designated by code names, consisting of a letter and possibly a subscript number. The subscript number denotes the operand to which the field applies.

Register Operands

In the RR, RRE, RRF, RX, RXE, RXF, RS, RSE, RSI, RI, RIE, and RIL formats, the contents of the register designated by the R₁ field are called the first operand. The register containing the first operand is sometimes referred to as the "first-operand location," and sometimes as "register R₁." In the RR, RRE, and RRF formats, the R₂ field designates the register containing the second operand, and the R₂ field may designate the same register as R₁. In the RRF, RXF, RS, RSE, RSI, and RIE formats, the use of the R₃ field depends on the instruction. In the RS and RSE formats, the R₃ field may instead be an M₃ field specifying a mask.

The R field designates a general or access register in the general instructions, a general register in the control instructions, and a floating-point register in the floating-point instructions. However, in the instructions EXTRACT STACKED REGISTERS and LOAD ADDRESS EXTENDED, the R field designates both a general register and an access register, and, in the instructions LOAD CONTROL and STORE CONTROL, the R field designates a control register. (This paragraph refers only to register operands, not to the use of access registers in addressing storage operands.)

For access and floating-point registers, unless otherwise indicated in the individual instruction description, the register operand is one register in length (32 bits for an access register and 64 bits for a floating-point register), and the second operand is the same length as the first. For general and control registers, the register operand is in bit positions 32-63 of the 64-bit register or occupies the entire register, depending on the instruction.

Immediate Operands

In the SI format, the contents of the eight-bit immediate-data field, the I_2 field of the instruction, are used directly as the second operand. The B_1 and D_1 fields specify the first operand, which is one byte in length.

In the RI format for the instructions ADD HALFWORD IMMEDIATE. COMPARE HALFWORD IMMEDIATE, LOAD HALFWORD IMMEDIATE, and MULTIPLY HALFWORD IMME-DIATE, the contents of the 16-bit I2 field of the instruction are used directly as a signed binary integer, and the R1 field specifies the first operand, which is 32 or 64 bits in length, depending on the instruction. For the instruction TEST UNDER MASK (TMHH, TMHL, TMLH, TMLL), the contents of the I2 field are used as a mask, and the R₁ field specifies the first operand, which is 64 bits in length. For the instructions INSERT IMMEDIATE, AND IMMEDIATE, OR IMMEDIATE, and LOAD LOGICAL IMMEDIATE, the contents of the I2 field are used as an unsigned binary integer or a logical value, and the R₁ field specifies the first operand, which is 64 bits in length.

For the relative-branch instructions in the RI and RSI formats, the contents of the 16-bit I₂ field are used as a signed binary integer designating a number of halfwords. This number, when added to the address of the branch instruction, specifies the branch address. In the RIL format, the I₂ field is 32 bits and is used in the same way.

Storage Operands

The use of B and R fields to designate access registers to refer to storage operands is described in "Access-Register-Specified Address Spaces" on page 5-35.

In the RSL, SI, SS, and SSE formats, the contents of the general register designated by the B₁ field are added to the contents of the D₁ field to form the first-operand address. In the RS, RSE, S, SS, and SSE formats, the contents of the general register designated by the B₂ field are added to the contents of the D₂ field to form the second-operand address. In the RX, RXE, and RXF formats, the contents of the general registers designated by the X₂ and B₂ fields are added to the contents of the D₂ field to form the second-operand address.

When a general register contains a 24-bit or 32-bit length of a storage operand, the length is an unsigned binary integer, except that it is signed for COMPARE UNTIL SUBSTRING EQUAL, with a negative value treated as zero. Similarly, the contents of an L, L1, or L2 field of an instruction are an unsigned binary integer.

In the SS format with a single, eight-bit length I field, for the instructions AND (NC), EXCLUSIVE I OR (XC), MOVE (MVC), MOVE NUMERICS, MOVE ZONES, and OR (OC), L specifies the number of additional operand bytes to the right of the byte designated by the first-operand address. Therefore, the length in bytes of the first operand is 1-256, corresponding to a length code in L of 0-255. Storage results replace the first operand and are never stored outside the field specified by the address and length. In this format, the second operand has the same length as the first operand. I There are variations of the preceding definition I that apply to EDIT, EDIT AND MARK, PACK I ASCII, PACK UNICODE, TRANSLATE, TRANS-I LATE AND TEST, UNPACK ASCII, and UNPACK I UNICODE.

In the SS format with two length fields, and in the I RSL format, L₁ specifies the number of additional operand bytes to the right of the byte designated by the first-operand address. Therefore, the length in bytes of the first operand is 1-16, corresponding to a length code in L₁ of 0-15. Similarly, L₂ specifies the number of additional operand bytes to the right of the location designated by the second-operand address. Results replace the first operand and are never stored outside the field specified by the address and length. If the first operand is longer than the second, the second operand is extended on the left with zeros up to the length of the first operand. This extension does not modify the second operand in storage.

In the SS format with two R fields, as used by the MOVE TO PRIMARY, MOVE TO SECONDARY, and MOVE WITH KEY instructions, the contents of the general register specified by the R1 field are a 32-bit unsigned value called the true length. The operands are both of a length called the effective length. The effective length is equal to the true length or 256, whichever is less. The instructions set the condition code to facilitate programming a loop to move the total number of bytes specified by the true length. The SS format with two R fields is also used to specify a range of registers and two storage operands for the LOAD MULTIPLE DISJOINT instruction and to specify one or two registers and one or two storage operands for the PERFORM LOCKED OPERATION instruction.

Address Generation

Trimodal Addressing

Bits 31 and 32 of the current PSW are the addressing-mode bits. Bit 31 is the extendedaddressing-mode bit, and bit 32 is the basicaddressing-mode bit. These bits control the size of the effective address produced by address generation. When bits 31 and 32 of the current PSW both are zeros, the CPU is in the 24-bit addressing mode, and 24-bit instruction and operand effective addresses are generated. When bit 31 of the current PSW is zero and bit 32 is one, the CPU is in the 31-bit addressing mode, and 31-bit instruction and operand effective addresses are generated. When bits 31 and 32 of the current PSW are both one, the CPU is in the 64-bit addressing mode, and 64-bit instruction and operand effective addresses are generated.

Execution of instructions by the CPU involves generation of the addresses of instructions and operands. This section describes address generation as it applies to most instructions. In some instructions, the operation performed does not follow the general rules stated in this section. All of these exceptions are explicitly identified in the individual instruction descriptions.

Sequential Instruction-Address Generation

When an instruction is fetched from the location designated by the current PSW, the instruction address is increased by the number of bytes in the instruction, and the instruction is executed. The same steps are then repeated by using the new value of the instruction address to fetch the next instruction in the sequence.

the 24-bit addressing mode, instruction addresses wrap around, with the halfword at instruction address 224 - 2 being followed by the halfword at instruction address 0. Thus, in the 24-bit addressing mode, any carry out of PSW bit position 104, as a result of updating the instruction address, is lost. In the 31-bit or 64-bit addressing mode, instruction addresses similarly wrap around, with the halfword at instruction address 2³¹ - 2 or 2⁶⁴ - 2, respectively, followed by the halfword at instruction address 0. A carry out of PSW bit position 97 or 64, respectively, is lost.

Operand-Address Generation

Formation of the Intermediate Value

An operand address that refers to storage is derived from an intermediate value, which either is contained in a register designated by an R field in the instruction or is calculated from the sum of three binary numbers: base address, index, and displacement.

The base address (B) is a 64-bit number contained in a general register specified by the program in a four-bit field, called the B field, in the instruction. Base addresses can be used as a means of independently addressing each program and data area. In array-type calculations, it can designate the location of an array, and, in record-type processing, it can identify the record. The base address provides for addressing the entire storage. The base address may also be used for indexing.

The index (X) is a 64-bit number contained in a general register designated by the program in a four-bit field, called the X field, in the instruction. It is included only in the address specified by the RX-, RXE-, and RXF-format instructions. The RX-, RXE-, and RXF-format instructions permit double indexing; that is, the index can be used to provide the address of an element within an array.

The displacement (D) is a 12-bit number contained in a field, called the D field, in the instruction. The displacement provides for relative addressing of up to 4,095 bytes beyond the location designated by the base address. In array-type calculations, the displacement can be used to specify one of many items associated with an element. In the processing of records, the displacement can be used to identify items within a record.

In forming the intermediate sum, the base address and index are treated as 64-bit binary integers. The displacement is similarly treated as a 12-bit

unsigned binary integer, and 42 zero bits are appended on the left. The three are added as 64-bit binary numbers, ignoring overflow. The sum is always 64 bits long and is used as an intermediate value to form the generated address. The bits of the intermediate value are numbered 0-63.

A zero in any of the B₁, B₂, or X₂ fields indicates the absence of the corresponding address component. For the absent component, a zero is used in forming the intermediate sum, regardless of the contents of general register 0. A displacement of zero has no special significance.

When an instruction description specifies that the contents of a general register designated by an R field are used to address an operand in storage, the register contents are used as the 64-bit intermediate value.

An instruction can designate the same general register both for address computation and as the location of an operand. Address computation is completed before registers, if any, are changed by the operation.

Unless otherwise indicated in an individual instruction definition, the generated operand address designates the leftmost byte of an operand in storage.

Formation of the Operand Address

The generated operand address is always 64 bits long, and the bits are numbered 0-63. manner in which the generated address is obtained from the intermediate value depends on the current addressing mode. In the 24-bit addressing mode, bits 0-39 of the intermediate value are ignored, bits 0-39 of the generated address are forced to be zeros, and bits 40-63 of the intermediate value become bits 40-63 of the In the 31-bit addressing generated address. mode, bits 0-32 of the intermediate value are ignored, bits 0-32 of the generated address are forced to be zero, and bits 33-63 of the intermediate value become bits 33-63 of the generated address. In the 64-bit addressing mode, bits 0-63 of the intermediate value become bits 0-63 of the generated address.

Programming Note: Negative values may be used in index and base-address registers. Bits 0-32 of these values are ignored in the 31-bit

addressing mode, and bits 0-39 are ignored in the 24-bit addressing mode.

Branch-Address Generation

Formation of the Intermediate Value

For branch instructions, the address of the next instruction to be executed when the branch is taken is called the branch address. Depending on the branch instruction, the instruction format may be RR, RRE, RX, RXE, RS, RSE, RSI, RI, RIE, or RIL.

In the RS, RSE, RX, and RXE formats, the branch address is specified by a base address, a displacement, and, in the RX and RXE formats, an index. In these formats, the generation of the intermediate value follows the same rules as for the generation of the operand-address intermediate value.

In the RR and RRE formats, the contents of the general register designated by the R_2 field are used as the intermediate value from which the branch address is formed. General register 0 cannot be designated as containing a branch address. A value of zero in the R_2 field causes the instruction to be executed without branching.

The relative-branch instructions are in the RSI, RI, RIE, and RIL formats. In the RSI, RI, and RIE formats for the relative-branch instructions, the contents of the I_2 field are treated as a 16-bit signed binary integer designating a number of halfwords. In the RIL format, the contents of the I_2 field are treated as a 32-bit signed binary integer designating a number of halfwords. The branch address is the number of halfwords designated by the I_2 field added to the address of the relative-branch instruction.

The 64-bit intermediate value for a relative branch instruction in the RSI, RI, RIE, or RIL format is the sum of two addends, with overflow from bit position 0 ignored. In the RSI, RI, or RIE format, the first addend is the contents of the I₂ field with one zero bit appended on the right and 47 bits equal to the sign bit of the contents appended on the left. In the RIL format, the first addend is the contents of the I₂ field with one zero bit appended on the right and 31 bits equal to the sign bit of the contents appended on the left. In all formats, the second addend is the 64-bit address of the branch

instruction. The address of the branch instruction is the instruction address in the PSW before that address is updated to address the next sequential instruction, or it is the address of the target of the EXECUTE instruction if EXECUTE is used. If EXECUTE is used in the 24-bit or 31-bit addressing mode, the address of the branch instruction is the target address with 40 or 33 zeros, respectively, appended on the left.

Formation of the Branch Address

The branch address is always 64 bits long, with the bits numbered 0-63. The branch addresss replaces bits 64-127 of the current PSW.

The manner in which the branch address is obtained from the intermediate value depends on the addressing mode. For those branch instructions which change the addressing mode, the new addressing mode is used. In the 24-bit addressing mode, bits 0-39 of the intermediate value are ignored, bits 0-39 of the branch address are made zeros, and bits 40-63 of the intermediate value become bits 40-63 of the branch address. In the 31-bit addressing mode, bits 0-32 of the intermediate value are ignored, bits 0-32 of the branch address are made zeros, and bits 33-63 of the intermediate value become bits 33-63 of the branch address. In the 64-bit addressing mode, bits 0-63 of the intermediate value become bits 0-63 of the branch address.

For several branch instructions, branching depends on satisfying a specified condition. When the condition is not satisfied, the branch is not taken, normal sequential instruction execution continues, and the branch address is not used. When a branch is taken, bits 0-63 of the branch address replace bits 64-127 of the current PSW. The branch address is not used to access storage as part of the branch operation.

A specification exception due to an odd branch address and access exceptions due to fetching of the instruction at the branch location are not recognized as part of the branch operation but instead are recognized as exceptions associated with the execution of the instruction at the branch location.

A branch instruction, such as BRANCH AND SAVE, can designate the same general register for branch-address computation and as the location of an operand. Branch-address computa-

tion is completed before the remainder of the operation is performed.

Instruction Execution and Sequencing

The program-status word (PSW), described in Chapter 4, "Control" contains information required for proper program execution. The PSW is used to control instruction sequencing and to hold and indicate the status of the CPU in relation to the program currently being executed. The active or controlling PSW is called the current PSW.

Branch instructions perform the functions of decision making, loop control, and subroutine linkage. A branch instruction affects instruction sequencing by introducing a new instruction address into the current PSW. The relative-branch instructions with a 16-bit I2 field allow branching to a location at an offset of up to plus 64K - 2 bytes or minus 64K bytes relative to the location of the branch instruction, without the use of a base register. The relative-branch instructions with a 32-bit I2 field allow branching to a location at an offset of up to plus 4G - 2 bytes or minus 4G bytes relative to the location of the branch instruction, without the use of a base register.

Decision Making

Facilities for decision making are provided by the BRANCH ON CONDITION, BRANCH RELATIVE ON CONDITION, and BRANCH RELATIVE ON CONDITION LONG instructions. instructions inspect a condition code that reflects the result of a majority of the arithmetic, logical, and I/O operations. The condition code, which consists of two bits, provides for four possible condition-code settings: 0, 1, 2, and 3.

The specific meaning of any setting depends on the operation that sets the condition code. For example, the condition code reflects such conditions as zero, nonzero, first operand high, equal, overflow, and subchannel busy. Once set, the condition code remains unchanged until modified by an instruction that causes a different condition code to be set. See Appendix C, "Condition-Code Settings" on page C-1 for a summary of the instructions which set the condition code.

Loop Control

Loop control can be performed by the use of BRANCH ON CONDITION, BRANCH RELATIVE ON CONDITION, and BRANCH RELATIVE ON CONDITION LONG to test the outcome of address arithmetic and counting operations. For some particularly frequent combinations of arithmetic and tests, BRANCH ON COUNT, BRANCH ON INDEX HIGH, and BRANCH ON INDEX LOW OR EQUAL are provided, and relative-branch equivalents of these instructions are also provided. These branches, being specialized, provide increased performance for these tasks.

Subroutine Linkage without the Linkage Stack

This section describes only the methods for subroutine linkage that do not use the linkage stack. For the linkage extensions provided by the linkage stack, see "Linkage-Stack Introduction" page 5-60. (Those extensions include a different method of operation of the PROGRAM CALL instruction and also the BRANCH AND STACK and PROGRAM RETURN instructions.)

Simple Branch Instructions

Subroutine linkage when a change of the addressing mode is not required is provided by the BRANCH AND LINK and BRANCH AND SAVE instructions. (This discussion of BRANCH AND SAVE applies also to BRANCH RELATIVE AND SAVE and BRANCH RELATIVE AND SAVE LONG.) Both of these instructions permit not only the introduction of a new instruction address but also the preservation of a return address and associated information. The return address is the address of the instruction following the branch instruction in storage, except that it is the address of the instruction following an EXECUTE instruction that has the branch instruction as its target.

Both BRANCH AND LINK and BRANCH AND SAVE have an R₁ field. They form a branch address by means of fields that depend on the instruction. The operations of the instructions are summarized as follows:

 In the 24-bit addressing mode, instructions place the return address in bit positions 40-63 of general register R1 and leave bits 0-31 of that register unchanged.

BRANCH AND LINK places the instructionlength code for the instruction and also the condition code and program mask from the current PSW in bit positions 32-39 of general BRANCH AND SAVE places register R₁. zeros in those bit positions.

- In the 31-bit addressing mode. instructions place the return address in bit positions 33-63 and a one in bit position 32 of general register R₁, and they leave bits 0-31 of the register unchanged.
- the 64-bit addressing mode. both instructions place the return address in bit positions 0-63 of general register R1.
- In any addressing mode, both instructions generate the branch address under the control of the current addressing mode. instructions place bits 0-63 of the branch address in bit positions 64-127 of the PSW. In the RR format, both instructions do not perform branching if the R2 field of the instruction is zero.

It can be seen that, in the 24-bit or 31-bit addressing mode, BRANCH AND SAVE places the basic-addressing-mode bit, bit 32 of the PSW, in bit position 32 of general register R1. BRANCH AND LINK does so in the 31-bit addressing mode.

The instructions BRANCH AND SAVE AND SET MODE and BRANCH AND SET MODE are for use when a change of the addressing mode is required during linkage. These instructions have R₁ and R₂ fields. The operations of the instructions are summarized as follows:

- BRANCH AND SAVE AND SET MODE sets the contents of general register R1 the same as BRANCH AND SAVE. In addition, the instruction places the extended-addressingmode bit, bit 31 of the PSW, in bit position 63 of the register.
- BRANCH AND SET MODE, if R₁ is nonzero, performs as follows. In the 24- or 31-bit mode, it places bit 32 of the PSW in bit position 32 of general register R1, and it leaves bits 0-31 and 33-63 of the register unchanged. Note that bit 63 of the register should be zero if the register contains an instruction address. In the 64-bit mode, the instruction places bit 31 of the PSW (a one) in bit position 63 of general register R₁, and it leaves bits 0-62 of the register unchanged.

• When R2 is nonzero, both instructions set the addressing mode and perform branching as Bit 63 of general register R2 is placed in bit position 31 of the PSW. If bit 63 is zero, bit 32 of the register is placed in bit position 32 of the PSW. If bit 63 is one, PSW bit 32 is set to one. Then the branch address is generated from the contents of the register, except with bit 63 of the register treated as a zero, under the control of the new addressing mode. The instructions place bits 0-63 of the branch address in bit positions 64-127 of the PSW. Bit 63 of general register R2 remains unchanged and, therefore, may be one upon entry to the called program. If R2 is the same as R₁, the results in the designated general register are as specified for the R₁ register.

The operations of the simple branch instructions are summarized in Figure 5-2 on page 5-12. For contrast, the figure also shows the BRANCH AND COUNT instruction, which is not for use in linkage, and the LOAD ADDRESS and LOAD ADDRESS **EXTENDED** instructions.

Programming Notes:

- 1. A called program that is entered in the 64-bit addressing mode can use bit 63 of the entrypoint register to determine the instruction used to perform the call and, thus, the instruction that must be used to perform the return linkage. If bit 63 is zero, BRANCH AND SAVE (BAS or BASR) (or possibly BAL, BALR, BRAS, or BRASL) was used, the addressing mode of the caller is not indicated in the return register, and BRANCH ON CON-DITION (BCR) must be used to return without changing the addressing mode during the return. If bit 63 of the entry-point register is one, BASSM or BSM was used, the addressing mode of the caller is indicated in the return register (or at least can be, in the case of BSM), and BSM must be used to return and restore the addressing mode of the caller.
- 2. When BSM is executed in the 24-bit or 31-bit addressing mode and used in a forward linkage to set the 64-bit mode, and the R1 and R₂ of the instruction are the same value, bit 63 of the designated general register does not, upon entry to the called program, correctly indicate the mode of the calling program. (The bit is one, instead of zero,

- because the program set bit 63 of the R2 register to one and the instruction does not change bit 63 of the R1 register in the 24- or 31-bit mode.) BASSM always correctly indicates the addressing mode of the calling program.
- 3. If an entry point can be branched to in the 64-bit addressing mode either by BAS or BASR or by BASSM or BSM, one must be subtracted from the entry-point register in the BASSM or BSM case if the register is to be named in a USING statement that provides addressability.

			Address Placed in GR R1			Branch or 2nd-Op Adr.		R ₂	PSW	PSW	
Instruction	Format	In Mode	Bits 0-31	Bit 32	Bits 33-62	Bit 63	Bits 0-32	Bits 33-63	Bit 63	Bit 31 Set to	Bit 32 Set to
BALR*/BAL	RR/RX	24	U	***	***	IA	SIA	SIA	LSExc	U	U
		31	U	BAM	IA	IA	SIA	SIA	LSExc	U	U
		64	IA	IA	IA	IA	SIA	SIA	LSExc	U	U
BASR*/BAS/	RR/RX/	24/31	U	BAM	IA	IA	SIA	SIA	LSExc	U	U
BRAS/BRASL	RI/RIL	64	IA	IA	IA	IA	SIA	SIA	LSExc	U	U
BASSM*	RR	24/31	U	BAM	IA	IA	SIA	SIA	0	0	R232
		24/31	U	BAM	IA	IA	SIA	SIA	1G0	1	1
		64	IA	IA	IA	1	SIA	SIA	0	0	R232
		64	IA	IA	IA	1	SIA	SIA	1G0	1	1
BSM**	RR	24/31	U	BAM	U	U	SIA	SIA	0	0	R232
	24/31	U	BAM	U	U	SIA	SIA	1G0	1	1	
	64	U	U	U	1	SIA	SIA	0	0	R232	
		64	U	U	U	1	SIA	SIA	1G0	1	1
BCTR*/BCT/ RR/RX/ BCTGR*/BCTG RRE/RXE	24/31	NLA	NLA	NLA	NLA	SIA	SIA	LSExc	U	U	
	KKE/KXE	64	NLA	NLA	NLA	NLA	SIA	SIA	LSExc	U	U
LA/LAE	RX/RX	24/31	U	0	0p2Ad	0p2Ad	FZ	SR1	0/1	U	U
		64	0p2Ad	0p2Ad	0p2Ad	0p2Ad	SR1	SR1	0/1	U	U

Figure 5-2 (Part 1 of 2). Summary of Simple Branch Linkage Instructions and Other Instructions

Explanation:

- The address does not exist, or the bit has no special effect.
- The action associated with the R₂ field is not performed if the field is zero.
- The action associated with the R₁ or R₂ field is not performed if the field is zero.
- *** The instruction-length code, condition code, and program mask are saved in bit positions 32-39 of the link address, and bits 40-63 of the updated instruction address are saved in bit positions 40-63.
- 0/1 Bit 63 can be zero or one.
- Bit 63 is one and is left one, but the branch address is 1G0 generated as if the bit is zero.
- BAM Bit 32 of the link address is set with the basic-addressing-mode bit, bit 32 of the PSW.
- FΖ Bits 0-32 of the second-operand address are forced to zeros in the 24-bit or 31-bit addressing mode.
- IΑ Bits of the link address are set with the updated instruction address as shown.
- LSExc A late specification exception is recognized if the bit is one.
- NLA The instruction does not produce a link address. (The instruction is shown simply as an example of a non-linkage branch instruction.)
- Op2Ad Bits of the address in general register R₁ are set with the corresponding bits of the second-operand address as shown.
- R232 The basic-addressing-mode bit, bit 32 of the PSW, is set with bit 32 of general register R2.
- SIA Bits 0-63 of the branch address are used to set the instruction address in the PSW. Bits 0-39 of the branch address are forced to zeros in the 24-bit addressing mode. Bits 0-32 are forced to zeros in the 31-bit addressing mode.
- SR1 Bits of the second-operand address are used to set the corresponding bits of the address in the R₁ general register as shown. Bits 0-39 of the second-operand address are forced to zeros in the 24-bit addressing mode. Bits 0-32 are forced to zeros in the 31-bit addressing mode.
- U Unchanged.

Figure 5-2 (Part 2 of 2). Summary of Simple Branch Linkage Instructions and Other Instructions

Other Linkage Instructions

Linkage between a problem-state program and the supervisor or monitoring program is provided by means of the SUPERVISOR CALL and MONITOR CALL instructions.

PROGRAM CALL The instructions and PROGRAM TRANSFER provide the facility for linkage between programs of different authority and in different address spaces. **PROGRAM** CALL permits linkage to a number of preassigned programs that may be in either the problem or the supervisor state and may be in either the same address space or an address space different from that of the caller. It permits a change between the 24-bit and 31-bit addressing modes, and it permits an increase of PSW-key-mask authority, which authorizes the execution of the SET PSW KEY FROM ADDRESS instruction and also other functions. In general, PROGRAM CALL is used to transfer control to a program of higher authority. PROGRAM TRANSFER permits a change of the instruction address and address space and a change between the 24-bit and 31-bit addressing modes. PROGRAM TRANSFER also permits a reduction of PSW-key-mask authority and a change from the supervisor to the problem state. In general, it is used to transfer control from one program to another of equal or lower authority.

When a calling linkage is to increase authority, the calling linkage can be performed by PROGRAM CALL and the return linkage by PROGRAM Alternatively, when the calling TRANSFER. linkage is to decrease authority, the calling linkage can be performed by PROGRAM TRANSFER and the return linkage by PROGRAM CALL.

The operation of PROGRAM CALL is controlled by means of an entry-table entry, which is located as part of a table-lookup process during the execution of the instruction. The entry-table entry specifies either a basic (nonstacking) operation or the stacking operation described in "Linkage-Stack Introduction" on page 5-60. The instruction causes the primary address space to be changed only when the ASN in the entry-table entry is nonzero. When the primary address space is changed, the operation is called PROGRAM CALL with space switching (PC-ss). When the primary address space is not changed, the operation is called PROGRAM CALL to current primary (PC-cp).

PROGRAM TRANSFER specifies the address space which is to become the new primary address space. When the primary address space is changed, the operation is called PROGRAM TRANSFER with space switching (PT-ss). When the primary address space is not changed, the operation is called PROGRAM TRANSFER to current primary (PT-cp).

PROGRAM CALL, and Basic **PROGRAM** TRANSFER, can be executed successfully in either a basic (24-bit or 31-bit) addressing mode or the extended (64-bit) addressing mode. They do not provide a change between a basic addressing mode and the extended addressing mode.

The BRANCH AND SET AUTHORITY instruction. can improve performance by replacing a PT-cp instruction used to perform a calling linkage in which PSW-key-mask authority is reduced, and by replacing a PC-cp instruction used to perform the associated return linkage in which PSW-key-mask authority is restored. BRANCH AND SET AUTHORITY also permits changes between the supervisor and problem states, and it can replace SET PSW KEY FROM ADDRESS by changing the PSW key during the linkage. The callinglinkage operation is called BRANCH AND SET AUTHORITY in the base-authority state (BSA-ba), and the return-linkage operation is called BRANCH AND SET AUTHORITY in the reducedauthority state (BSA-ra).

The BRANCH IN SUBSPACE GROUP instruction allows linkage within a group of address spaces called a subspace group, where one address space in the group is called the base space and the others are called subspaces. It is intended that each subspace contain a different subset of the storage in the base space, that the base space and each subspace contain a subsystem control program, such as CICS, and application programs, and that each subspace contain the data for a single transaction being processed under the subsystem control program. The placement of the data for each transaction in a different subspace prevents a program that is being executed to process one particular transaction from erroneously damaging the data of other transactions. It is intended that the primary address space be the base space when the control program is being executed, and that it be the subspace for a transaction when an application

program is being executed to process that trans-BRANCH IN SUBSPACE GROUP action. changes not only the instruction address in the PSW but also the primary address-space-control element in control register 1. BRANCH IN SUB-SPACE GROUP does not change the primary ASN control register or primary-ASN-second-table-entry origin in control register 5, and, therefore, the base space and the subspaces all are associated with the same ASN, and the programs in those address spaces all are of equal authority.

Although a subspace is intended to be a subset of the base space as described above, BRANCH IN SUBSPACE GROUP does not require this, and the instruction may be useful in ways other than as described above.

BRANCH IN SUBSPACE GROUP uses an access-list-entry token (ALET) in an access register as an identifier of the address space that is to receive control. The instruction saves the updated instruction address to permit a return linkage, but it does not save an identifier of the address space from which control was transferred. However, an ALET equal to 00000000 hex, called ALET 0, can be used to return from a subspace to the base space, and an ALET equal to 00000001 hex, called ALET 1, can be used to return from the base space to the subspace that last had control.

The SET ADDRESSING MODE (SAM24, SAM31, SAM64) instruction can assist in linkage by setting the 24-bit, 31-bit, or 64-bit addressing mode either before or after a linkage operation.

The RESUME PROGRAM instruction is intended for use by a problem-state interruption-handling program to return to the interrupted program. The interruption-handling program can use LOAD ACCESS MULTIPLE and LOAD MULTIPLE instructions to restore the contents of the interrupted program's access and general registers from a save area, except for the contents of one access-and-general register pair. The interruptionhandling program then can use RESUME PROGRAM to restore the contents of certain PSW fields, including the instruction address, and also the contents of the remaining access-and-general pair from the save area, with that pair first being used by RESUME PROGRAM to address the save area.

The TRAP instruction (TRAP2, TRAP4) can overlay instructions in an application program and give control to a trap program for performing fix-ups of data used by the application program. The RESUME PROGRAM instruction can be used to return control from the trap program to the application program.

The linkage instructions provided and the functions performed by each are summarized in Figure 5-3 on page 5-16.

		Instru Addr PSW Bits	ess	Adr.	sic Mode it 32	Exten Adr. PSW B	Mode		olem ate it 15	PASN CR4 Bits 48-63		PSW-Key Mask Changed	
Instruction	Format	Save	Set	Save	Set	Save	Set	Save	Set	Save	Set	in CR3	Trace
BALR	RR	Yes*	R ₂ ¹	BAM31	-	-	-	-	-	-	-	-	R21
BAL	RX	Yes*	Yes	BAM31	-	-	-	-	-	-	-	-	-
BASR	RR	Yes	R ₂ ¹	BAM	-	-	-	-	-	-	-	-	R ₂ ¹
BAS	RX	Yes	Yes	BAM	-	_	-	-	-	-	-	-	-
BASSM	RR	Yes	R ₂ ¹	BAM	R ₂ ¹	Yes	R ₂ ¹	-	-	-	-	-	-
BRAS	RI	Yes	Yes	BAM	-	-	_	-	-	-	-	-	-
BRASL	RIL	Yes	Yes	BAM	-	-	_	-	-	-	-	-	-
BSA-ba	RRE	Yes	Yes	BAM	BAM	-	-	Yes	Yes4	-	-	"AND" R ₁ 5	Yes
BSA-ra	RRE	R1 ¹	Yes	R ₁ ¹ BAM	BAM			-	Yes	-	-	Yes	Yes
BSG	RRE	Yes	Yes	R ₁ ¹ BAM	BAM	-	_	-	-	-	_3	-	Yes
BSM	RR	-	R2 ¹	R ₁ ¹ BAM	R ₂ ¹	R ₁ ¹ EAM64	R ₂ ¹	-	-	-	-	-	-
MC#2	SI	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	-	-	-	-
PC-cp	S	Yes	Yes	BAM	BAM	-	_	Yes	Yes	-	-	"OR" EKM	Yes
PC-ss	S	Yes	Yes	BAM	BAM	-	_	Yes	Yes	Yes	Yes	"OR" EKM	Yes
PT-cp	RRE	-	R2	-	R2 BAM	- -	-	-	R2**	-	-	"AND" R1	Yes
PT-ss	RRE	-	R2	_	R ₂ BAM	<u>-</u>	<u>-</u>	-	R2**	-	Yes	"AND" R1	Yes
RP	S	-	Yes	-	Yes	_	Yes	-	-	-	-	-	Yes
SAM24	E	-	-	-	Yes 0	-	Yes 0	-	-	-	-	-	Yes
SAM31	E	-	-	-	Yes 1	-	Yes 0	-	-	-	-	-	Yes
SAM64	E	-	-	_	Yes 1	-	Yes 1	-	-	-	-	-	Yes
SVC ²	RR	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	-	-	-	-
TRAP2	E	Yes	Yes	Yes	Yes	Yes	_	Yes	-	-	-	-	Yes
TRAP4	S	Yes	Yes	Yes	Yes	Yes	-	Yes	1	_	-	-	Yes

Explanation:

- No
- In the 24-bit addressing mode, the instruction-length code, condition code, and program mask are saved in bit positions 32-39 of the R₁ general register.

Figure 5-3 (Part 1 of 2). Summary of Linkage Instructions without the Linkage Stack

Explanation (Continued): A change from the supervisor to the problem state is allowed; a privileged-operation exception is recognized when a change from the problem to the supervisor state is specified. Monitor-mask bits provide a means of disallowing linkage, or enabling linkage, for selected classes of events. The action takes place only if the associated R field in the instruction is nonzero. 2 MC and SVC, as part of the interruption, save the entire current PSW and load a new PSW. 3 The primary address-space-control element is set even though the PASN is not set. 4 The problem state is set. 5 The PSW key also is set from general register R1. The basic-addressing-mode bit is saved or set only in the 24-bit or 31-bit addressing mode. BAM BAM31 The basic-addressing-mode bit is saved only in the 31-bit addressing mode. EAM64 The extended-addressing-mode bit is saved only in the 64-bit addressing mode.

Figure 5-3 (Part 2 of 2). Summary of Linkage Instructions without the Linkage Stack

The field or bit is saved in general register R1.

The field or bit is set from general register R2.

Programming Note: This note describes the simple branch-type linkage instructions that were included in 370-XA and carried forward to ESA/370, ESA/390, and z/Architecture. To give the reader a better understanding of the utility and intended usage of these linkage instructions, the following paragraphs in this note describe various program linkages and conventions and the use of the linkage instructions in these situations.

Rı

R2

The linkage instructions were originally provided to permit System/370 programs to operate with no modification or only slight modification on 370/XA (and successor) systems and also to provide additional function for those programs which were designed to take advantage of the 31-bit addressing of 370/XA. The instructions provided the capability for both old and new programs to coexist in storage and to communicate with each other. The instructions now have been enhanced to permit usage of the 64-bit addressing of z/Architecture.

With respect to System/370 programs, it is assumed that old, unmodified programs operate in the 24-bit addressing mode and call, or directly communicate with, other programs operating in the 24-bit addressing mode only. Modified programs normally operate in the 24-bit addressing mode but may have called programs which operate in either the 24-bit or 31-bit addressing mode. They and also modified 370-XA, ESA/370, and ESA/390 programs now may call programs that operate in the 24-bit, 31-bit, or 64-bit addressing mode. New programs may be written to operate in any addressing mode, and, in some cases, a program may be written such that it can be invoked in any addressing mode.

BRANCH AND SAVE AND SET MODE (BASSM) is intended to be the principal calling instruction to subroutines outside of an assembler/linkage-editor control section (CSECT), for use by all new programs and particularly by programs that must change the addressing mode during the linkage. The calling sequence has normally been:

```
15,ACON
         BASSM 14,15
         EXTRN SUB
                A(X'80000000'+SUB)
ACON
         DC
```

where ACON is an A-type address constant, and the X'80000000' should be present to give control in the 31-bit addressing mode or should be omitted to give control in the 24-bit addressing mode.

The return from such a routine normally is:

Ι

BSM 0,14

It is assumed that the A-type address constant will be extended so it may be an eight-byte field containing a 64-bit entry-point address, with bit 63 of the address indicating, when one, that the entry is in the 64-bit addressing mode. This extended I constant is shown here as "ACONE." The calling sequence would normally be:

15,ACONE LG BASSM 14,15 EXTRN SUB ACONE AD(X'1'+SUB)DC

The return from such a routine would normally be:

BSM 0,14

When a change of the addressing mode is not required, BRANCH AND LINK or BRANCH AND SAVE should be used instead of BASSM.

The BRANCH AND LINK (BAL, BALR) instruction is provided primarily for compatibility with System/370. It is defined to operate in the 31-bit and 64-bit addressing modes to increase the probability that an old, straightforward program can be modified to operate in those addressing modes with minimal or no change. It is recommended, however, that BRANCH AND SAVE (BAS and BASR) be used instead and that BRANCH AND LINK be avoided since it places nonzero information in bit positions 32-39 of the general register in the 24-bit addressing mode, which may lead to problems and may decrease performance. BRANCH RELATIVE AND SAVE and BRANCH RELATIVE AND SAVE LONG may be used instead of BRANCH AND SAVE.

It is assumed that the normal return from a subroutine called in the 24-bit or 31-bit addressing mode by BRANCH AND LINK (BAL or BALR) will be:

15,14

However, the standard "return instruction":

BSM 0.14

operates correctly for all cases except for a calling BAL executed in the 24-bit addressing mode. In the 24-bit addressing mode, BAL causes an ILC of 10 to be placed in bit positions 32 and 33 of the link register. Thus, a BSM would return in the 31-bit addressing mode. Note that an EXECUTE of BALR in the 24-bit addressing mode also causes the same ILC effect.

The BRANCH AND SAVE (BAS, BASR) instruction is provided to be used for subroutine linkage to any program either within the same CSECT or known to be in the same addressing mode. BASR with the R2 field 0 is also useful for obtaining addressability to the instruction stream by getting a 31-bit address, uncluttered by leftmost fields, in the 24-bit addressing mode.

The instruction for returning from a routine called in the 24-bit or 31-bit addressing mode by BRANCH AND SAVE (BAS or BASR) may be either:

> BCR 15,14

or:

BSM 0,14

The instruction for returning from a routine called in the 64-bit addressing mode by BAS or BASR must be BCR; BSM would set the 24-bit or 31-bit addressing mode, depending on bit 32 of the link register (an address bit), because bit 63 of the link register (the rightmost bit of an instruction address) is zero. BSM can always be used as the return instruction if BASSM is used as the calling instruction.

In some cases, it may be desirable to rewrite a program that is called by an old program which has not been rewritten. In such a case, the old program, which operates in the 24-bit or 31-bit addressing mode, will be given the address of an intermediate program that will set up the correct entry and return modes and then call the rewritten program. Such an intermediate program is sometimes referred to as a glue module. The instruction BRANCH AND SET MODE (BSM) with a nonzero R₁ field provides the function necessary to perform this operation efficiently. This is shown in Figure 5-4 on page 5-19 for a linkage from a 24-bit-mode program to a 31-bit-mode program.

Note that the "BSM 14,15" in the glue module causes either an indication of the 64-bit addressing mode to be saved in bit position 63 of general register 14 or an indication of one of the 24-bit and 31-bit addressing modes to be saved in bit position 32 of the register, and that the other bits of the register are unchanged. Thus, when "BSM 0,14" is executed in the new program, control passes directly back to the old program without passing through the glue module again.

```
01d Program
                               Glue Module
                                                            New Program
Ī
                   15,0LDACON
             BALR 14,15
             EXTRN GLUE
    OLDACON DC
                   A(GLUE)
                               GLUE
                                       CSECT
                                       USING
                                               *,15
Ī
                                               15, NEWACON
                                       BSM
                                               14,15
                                       EXTRN NEW
Ī
                               NEWACON DC
                                               A(NEW)
                                                           NEW CSECT
                                                               USING
                                                                      *,15
                                                               BSM
                                                                      0,14
```

Figure 5-4. Glue Module for Linkage from the 24-Bit Mode to the 31-Bit Mode

The glue module could give control to a program in the 64-bit addressing mode and possibly above the 2G-byte boundary by loading an eight-byte A-type address constant, with bit 63 set to one, instead of a four-byte A-type address constant.

Interruptions

Interruptions permit the CPU to change state as a result of conditions external to the system, in subchannels or input/output (I/O) devices, in other CPUs, or in the CPU itself. Details are to be found in Chapter 6, "Interruptions."

Six classes of interruption conditions are provided: external, I/O, machine check, program, restart, and supervisor call. Each class has two related PSWs, called old and new, in permanently assigned real storage locations. In all classes, an interruption involves storing information identifying the cause of the interruption, storing the current PSW at the old-PSW location, and fetching the PSW at the new-PSW location, which becomes the current PSW.

The old PSW contains CPU-status information necessary for resumption of the interrupted At the conclusion of the program invoked by the interruption, the instruction LOAD PSW EXTENDED may be used to restore the current PSW to the value of the old PSW.

Types of Instruction Ending

Instruction execution ends in one of five ways: completion, nullification, suppression, termination, and partial completion.

Partial completion of instruction execution occurs only for interruptible instructions; it is described in "Interruptible Instructions" on page 5-20.

Completion

Completion of instruction execution provides results as called for in the definition of the instruction. When an interruption occurs after the completion of the execution of an instruction, the instruction address in the old PSW designates the next sequential instruction.

Suppression

Suppression of instruction execution causes the instruction to be executed as if it specified "no operation." The contents of any result fields, including the condition code, are not changed. The instruction address in the old PSW on an interruption after suppression designates the next sequential instruction.

Nullification

Nullification of instruction execution has the same effect as suppression, except that when an interruption occurs after the execution of an instruction has been nullified, the instruction address in the old PSW designates the instruction whose execution was nullified (or an EXECUTE instruction, as appropriate) instead of the next sequential instruction.

Termination

Termination of instruction execution causes the contents of any fields due to be changed by the instruction to be unpredictable. The operation may replace all, part, or none of the contents of the designated result fields and may change the condition code if such change is called for by the instruction. Unless the interruption is caused by a machine-check condition, the validity of the instruction address in the PSW, the interruption code, and the ILC are not affected, and the state or the operation of the machine is not affected in any other way. The instruction address in the old PSW on an interruption after termination designates the next sequential instruction.

Programming Note: Although the execution of an instruction is treated as a no-operation when suppression or nullification occurs, stores may be performed as the result of the implicit tracing action associated with some instructions. "Tracing" on page 4-10.

Interruptible Instructions

Point of Interruption

For most instructions, the entire execution of an instruction is one operation. An interruption is permitted between operations; that is, an interruption can occur after the performance of one operation and before the start of a subsequent operation.

For the following instructions, referred to as interruptible instructions, an interruption is permitted also after partial completion of the instruction:

- COMPARE AND FORM CODEWORD
- COMPARE LOGICAL LONG
- COMPARE UNTIL SUBSTRING EQUAL
- COMPRESSION CALL
- MOVE LONG
- MOVE LONG
- TEST BLOCK
- UPDATE TREE

Unit of Operation

Whenever points of interruption that include those occurring within the execution of an interruptible instruction are discussed, the term "unit of operation" is used. For a noninterruptible instruction, the entire execution consists, in effect, in the execution of one unit of operation.

The execution of an interruptible instruction is considered to consist in the execution of a number of units of operation, and an interruption is permitted between units of operation. The amount of data processed in a unit of operation depends on the particular instruction and may depend on the model and on the particular condition that causes the execution of the instruction to be interrupted.

When an instruction execution consists of a number of units of operation and an interruption occurs after some, but not all, units of operation have been completed, the instruction is said to be partially completed. In this case, the type of ending (completion, nullification, or suppression) is associated with the unit of operation. In the case of termination, the entire instruction is terminated, not just the unit of operation.

An exception may exist that causes the first unit of operation of an interruptible instruction not to be In this case when the ending is completed. nullification or suppression, all operand parameters and result locations remain unchanged, except that the condition code is unpredictable if the instruction is defined to set the condition code.

When a storage-alteration PER event is recognized, fewer than 4K additional bytes are stored before the event is indicated by an interruption.

Execution of Interruptible Instructions

The execution of an interruptible instruction is completed when all units of operation associated with that instruction are completed. interruption occurs after completion, nullification, or suppression of a unit of operation, all preceding units of operation have been completed, and subsequent units of operation and instructions have not been started. The main difference between these types of ending is the handling of the current unit of operation and whether the instruction address stored in the old PSW identifies the current instruction or the next sequential instruction.

At the time of an interruption, changes to storage locations or register contents which are due to be made by instructions following the interrupted instruction have not yet been made.

Completion: On completion of the last unit of operation of an interruptible instruction, the instruction address in the old PSW designates the next sequential instruction. The result location for the current unit of operation has been updated. It depends on the particular instruction how the operand parameters are adjusted. On completion of a unit of operation other than the last one, the instruction address in the old PSW designates the interrupted instruction or an EXECUTE instruction, as appropriate. The result location for the current unit of operation has been updated. The operand parameters are adjusted such that the execution of the interrupted instruction is resumed from the point of interruption when the old PSW stored during the interruption is made the current PSW.

Nullification: When a unit of operation is nullified, the instruction address in the old PSW designates the interrupted instruction or an EXECUTE instruction, as appropriate. The result location for the current unit of operation remains unchanged. The operand parameters are adjusted such that, if the instruction is reexecuted, execution of the interrupted instruction is resumed with the current unit of operation.

Suppression: When a unit of operation is suppressed, the instruction address in the old PSW designates the next sequential instruction. The operand parameters, however, are adjusted so as to indicate the extent to which instruction execution has been completed. If the instruction is reexecuted after the conditions causing the suppression have been removed, the execution is resumed with the current unit of operation.

Termination: When an exception which causes termination occurs as part of a unit of operation of an interruptible instruction, the entire operation is terminated, and the contents, in general, of any fields due to be changed by the instruction are On such an interruption, the unpredictable. instruction address in the old PSW designates the next sequential instruction.

The differences among the four types of ending for a unit of operation are summarized in Figure 5-5.

Unit of Operation Is	Instruction Address	Operand Parameters	Current Result Location
Completed Last unit of oper- ation	Next instruc- tion	Depends on the instruc- tion	Changed
Any other unit of operation	Current in- struction	Next unit of operation	Changed
Nullified	Current in- struction	Current unit of operation	Unchanged
Suppressed	Next instruc- tion	Current unit of operation	Unchanged
Terminated	Next instruc- tion	Unpredictable	Unpredictable

Figure 5-5. Types of Ending for a Unit of Operation

If an instruction is defined to set the condition code, the execution of the instruction makes the condition code unpredictable except when the last unit of operation has been completed.

Condition-Code Alternative to Interruptibility

The following instructions are not interruptible instructions but instead may be completed after performing a CPU-determined subportion of the processing specified by the parameters of the instructions:

- CHECKSUM
- COMPARE LOGICAL LONG EXTENDED
- COMPARE LOGICAL LONG UNICODE
- COMPARE LOGICAL STRING
- **CONVERT UNICODE TO UTF-8**
- CONVERT UTF-8 TO UNICODE
- MOVE LONG EXTENDED
- MOVE LONG UNICODE
- MOVE STRING
- SEARCH STRING
- TRANSLATE EXTENDED
- TRANSLATE ONE TO ONE
- TRANSLATE ONE TO TWO
- TRANSLATE TWO TO ONE
- TRANSLATE TWO TO TWO

When any of the above instructions is completed after performing only a CPU-determined amount of processing instead of all specified processing, the instruction sets condition code 3. On such completion, the instruction address in the PSW designates the next sequential instruction, and the operand parameters of the instruction have been adjusted so that the processing of the instruction

can be resumed simply by branching back to the instruction to execute it again. When the instruction has performed all specified processing, it sets a condition code other than 3.

The points at which any of the above instructions may set condition code 3 are comparable to the points of interruption of an interruptible instruction, and the amount of processing between adjacent points is comparable to a unit of operation of an interruptible instruction. However, since the instruction is not interruptible, each execution is considered the execution of one unit of operation.

Completion with the setting of condition code 3 permits interruptions to occur. Depending on the model and the instruction, condition code 3 may or may not be set when there is not a need for an interruption.

When a storage-alteration PER event is recognized, fewer than 4K additional bytes are stored before the event is indicated by an interruption.

The COMPARE UNTIL SUBSTRING EQUAL and COMPRESSION CALL instructions both are interruptible instructions and ones that may set condition code 3 after performing a CPU-determined amount of processing.

Programming Notes:

- 1. Any interruption, other than supervisor call and some program interruptions, can occur after a partial execution of an interruptible instruction. In particular, interruptions for external, I/O, machine-check, restart, and program interruptions for access exceptions and PER events can occur between units of operation.
- 2. The amount of data processed in a unit of operation of an interruptible instruction depends on the model and may depend on the type of condition which causes the execution of the instruction to be interrupted or stopped. Thus, when an interruption occurs at the end of the current unit of operation, the length of the unit of operation may be different for different types of interruptions. Also, when the stop function is requested during the execution of an interruptible instruction, the CPU enters the stopped state at the completion of the execution of the current unit of operation. Similarly, in the instruction-step mode, only a

single unit of operation is performed, but the unit of operation for the various cases of stopping may be different.

Exceptions to Nullification and Suppression

In certain unusual situations, the result fields of an instruction having a store-type operand are changed in spite of the occurrence of an exception which would normally result in nullification or suppression. These situations are exceptions to the general rule that the operation is treated as a nooperation when an exception requiring nullification or suppression is recognized. Each of these situations may result in the turning on of the change bit associated with the store-type operand, even though the final result in storage may appear unchanged. Depending on the particular situation, additional effects may be observable. The extent of these effects is described along with each of the situations.

All of these situations are limited to the extent that a store access does not occur and the change bit is not set when the store access is prohibited. For the CPU, a store access is prohibited whenever an access exception exists for that access, or whenever an exception exists which is of higher priority than the priority of an access exception for that access.

When, in these situations, an interruption for an exception requiring suppression occurs, the instruction address in the old PSW designates the next sequential instruction. When an interruption for an exception requiring nullification occurs, the instruction address in the old PSW designates the instruction causing the exception even though partial results may have been stored.

Storage Change and Restoration for **DAT-Associated Access Exceptions**

In this section, the term "DAT-associated access exceptions" is used to refer to those exceptions which may occur as part of the dynamic-addresstranslation process. These exceptions are ASCE-type, region-first translation, region-second translation, region-third translation, segment translation, page translation, translation specification, and addressing due to a DAT-table entry being designated at a location that is not available in the configuration. The first six of these exceptions

normally cause nullification, and the last two suppression. normally cause Protection exceptions, including those due to page protection, are not considered to be DAT-associated access exceptions.

For DAT-associated access exceptions, on some models, channel programs may observe the effects on storage as described in the following case.

When, for an instruction having a store-type operand, a DAT-associated access exception is recognized for any operand of the instruction, that portion, if any, of the store-type operand which would not cause an exception may be changed to an intermediate value but is then restored to the original value.

The accesses associated with storage change and restoration for DAT-associated access exceptions are only observable by channel programs and are not observable by other CPUs in a multiprocessing configuration. Except for instructions which are defined to have multiple-access operands, the intermediate value, if any, is always equal to what final value if would have been the the DAT-associated access exception had not occurred.

Programming Notes:

- 1. Storage change restoration for and DAT-associated access exceptions occur in two main situations:
 - a. The exception is recognized for a portion of a store-type operand which crosses a page boundary, and the other portion has no access exception.
 - b. The exception is recognized for one operand of an instruction having two storage operands (for example. SS-format instruction or MOVE LONG), and the other operand, which is a storetype operand, has no access exception.
- 2. To avoid letting a channel program observe intermediate operand values due to storage change and restoration for DAT-associated access exceptions (especially when a CCW chain is modified), the CPU program should do one of the following:
 - a. Operate on one storage page at a time

- b. Perform preliminary testing to ensure that no exceptions occur for any of the required pages
- c. Operate with DAT off

Modification of DAT-Table Entries

When a valid and attached DAT-table entry is changed to a value which would cause an exception, and when, before the TLB is cleared of entries which qualify for substitution for that entry, an attempt is made to refer to storage by using a virtual address requiring that entry for translation, the contents of any fields due to be changed by the instruction are unpredictable. Results, if any, associated with the virtual address whose DAT-table entry was changed may be placed in those real locations originally associated with the address. Furthermore, it is unpredictable whether or not an interruption occurs for an access exception that was not initially applicable. On some machines, this situation may be reported by instruction-processing-damage of an means machine check with the delayed-access-exception bit also indicated.

Trial Execution for Editing Instructions and Translate Instruction

For the instructions EDIT, EDIT AND MARK, and TRANSLATE, the portions of the operands that are actually used in the operation may be established in a trial execution for operand accessibility that is performed before the execution of the instruction is started. This trial execution consists in an execution of the instruction in which results are not stored. If the first operand of TRANS-LATE or either operand of EDIT or EDIT AND MARK is changed by another CPU or by a channel program, after the initial trial execution but before completion of execution, the contents of any fields due to be changed by the instruction are unpredictable. Furthermore, it is unpredictable whether or not an interruption occurs for an access exception that was not initially applicable.

Authorization Mechanisms

authorization mechanisms which described in this section permit the control program to establish the degree of function which is provided to a particular semiprivileged program. (A summary of the authorization mechanisms is given in Figure 5-6 on page 5-27.) The authorization mechanisms are intended for use by programs considered to be semiprivileged, that is, programs which are executed in the problem state but which may be authorized to use additional capabilities. With these authorization controls, a hierarchy of programs may be established, with programs at a higher level having a greater degree of privilege or authority than programs at a lower level. The range of functions available at each level, and the ability to transfer control from a lower to a higher level, are specified in tables which are managed by the control program. When the linkage stack is used, a nonhierarchical transfer of control also can be specified.

A semiprivileged instruction is one which can be executed in the problem state, but which is subject to the control of one or more of the authorization mechanisms described in this section. There are 28 semiprivileged instructions and also the privileged LOAD ADDRESS SPACE PARAMETERS instruction that are controlled by the authorization mechanisms. All of these semiprivileged and privileged instructions are described in Chapter 10, "Control Instructions."

The instructions controlled by the authorization mechanisms are listed in Figure 5-6 on The figure also shows additional page 5-27. authorization mechanisms that do not control specifically semiprivileged instructions; they control implicit access-register translation (access-register translation as part of an instruction making a storage reference) and also access-register translation in the LOAD REAL ADDRESS, STORE REAL ADDRESS, TEST ACCESS, and TEST PROTECTION instructions. These additional mechanisms (the extended authorization index, ALE sequence number, and ASTE sequence number) are described in "Access-Register-Specified Address Spaces" on page 5-35.

Mode Requirements

Most of the semiprivileged instructions can be executed only with DAT on. Basic PROGRAM CALL, and PROGRAM TRANSFER, are valid only in the primary-space mode. (Basic PROGRAM CALL is the PROGRAM CALL operation when the linkage stack is not used. When the linkage stack is used, the PROGRAM CALL operation is called stacking PROGRAM CALL). MOVE TO PRIMARY and MOVE TO SECONDARY are valid only in the primary-space and secondary-space

modes. BRANCH AND STACK, stacking PROGRAM CALL, and PROGRAM RETURN are valid only in the primary-space and access-register modes. EXTRACT STACKED REGISTERS, EXTRACT STACKED STATE, and MODIFY STACKED STATE are valid only in the primary-space, access-register, and home-space modes. When a semiprivileged instruction is executed in an invalid translation mode, a special-operation exception is recognized.

PROGRAM TRANSFER specifies a new value for the problem-state bit in the PSW. If a program in the problem state attempts to execute PROGRAM TRANSFER and set the supervisor state, a privileged-operation exception is recognized. A privileged-operation exception is also recognized on an attempt to use RESUME PROGRAM, SET ADDRESS SPACE CONTROL, or SET ADDRESS SPACE CONTROL FAST to set the home-space mode in the problem state.

Extraction-Authority Control

The extraction-authority-control bit is located in bit position 36 of control register 0. In the problem state, bit 36 must be one to allow completion of these instructions:

- EXTRACT PRIMARY ASN
- EXTRACT SECONDARY ASN
- INSERT ADDRESS SPACE CONTROL
- INSERT PSW KEY
- INSERT VIRTUAL STORAGE KEY

Otherwise, a privileged-operation exception is recognized. The extraction-authority control is not examined in the supervisor state.

PSW-Key Mask

The PSW-key mask consists of bits 32-47 in control register 3, with the bits corresponding to the values 0-15, respectively, of the PSW key. These bits are used in the problem state to control which keys and entry points are authorized for the program. The PSW-key mask is modified by PROGRAM TRANSFER, is modified or loaded by BRANCH AND SET AUTHORITY and PROGRAM CALL, and is loaded by LOAD ADDRESS SPACE PARAMETERS and PROGRAM RETURN. The PSW-key mask is used in the problem state to control the following:

 The PSW-key values that can be set by means of the instruction SET PSW KEY FROM ADDRESS.

- The PSW-key values that are valid for the six move instructions that specify a second access kev: MOVE PAGE, MOVE TO PRIMARY, MOVE TO SECONDARY, MOVE WITH KEY, MOVE WITH SOURCE KEY, and MOVE WITH DESTINATION KEY.
- The entry points which can be called by means of PROGRAM CALL. In this case, the PSW-key mask is ANDed with the authorization key mask in the entry-table entry, and, if the result is zero, the program is not authorized.

When an instruction in the problem state attempts to use a key not authorized by the PSW-key mask, a privileged-operation exception is recognized. The same action is taken when an instruction in the problem state attempts to call an entry not authorized by the PSW-key mask. PSW-key mask is not examined in the supervisor state, all keys and entry points being valid.

Secondary-Space Control

Bit 37 of control register 0 is the secondary-space-This bit provides a mechanism control bit. whereby the control program can indicate whether or not the secondary region-first table, regionsecond table, region-third table or segment table has been established. Bit 37 may be required to be one to allow completion of SET ADDRESS SPACE CONTROL FAST and must be one to allow completion of these instructions:

- MOVE TO PRIMARY
- MOVE TO SECONDARY
- SET ADDRESS SPACE CONTROL

Otherwise, a special-operation exception is recognized. The secondary-space control is examined in both the problem and supervisor states.

Subsystem-Linkage Control

Bit 192 of the primary ASN-second-table entry is subsystem-linkage-control subsystem-linkage control must be one to allow completion of these instructions:

- PROGRAM CALL
- PROGRAM TRANSFER

Otherwise, a special-operation exception is recognized. The subsystem-linkage control is examined in both the problem and supervisor states and controls both the space-switching and currentprimary versions of the instructions.

ASN-Translation Control

44 of control register 14 ASN-translation-control bit. This bit provides a mechanism whereby the control program can indicate whether ASN translation may occur while a particular program is being executed. Bit 44 must be one to allow completion of these instructions:

- LOAD ADDRESS SPACE PARAMETERS
- SET SECONDARY ASN
- · PROGRAM CALL with space switching
- PROGRAM RETURN with space switching and also when the restored secondary ASN is not equal to the restored primary ASN
- PROGRAM TRANSFER with space switching

Otherwise, a special-operation exception is recognized. The ASN-translation control is examined in both the problem and supervisor states. ASN-translation control is examined by PROGRAM CALL even though PROGRAM CALL obtains the address of the ASN-second-table entry directly from the entry-table entry, instead of by performing ASN translation.

Authorization Index

The authorization index is contained in bit positions 32-47 of control register 4. The authorization index is associated with the primary address space and is loaded along with the PASN when PROGRAM CALL with space switching. RETURN with space switching, PROGRAM PROGRAM TRANSFER with space switching, or LOAD ADDRESS SPACE PARAMETERS is executed. The authorization index is used to determine whether a program is authorized to establish a particular address space. A program may be authorized to establish the address space as a secondary-address space, as a primary-address space, or both. The authorization index is examined in both the problem and supervisor states.

Associated with each address space is an authority table. The authorization index is used to select an entry in the authority table. Each entry contains two bits, which indicate whether the program with that authorization index is permitted to establish the address space as a primary address space, as a secondary address space, or both.

The instruction SET SECONDARY ASN with space switching, and the instruction PROGRAM RETURN when the restored secondary ASN is not equal to the restored primary ASN, use the

authorization index to test the secondary-authority bit in the authority-table entry to determine if the address space can be established as a secondary address space. The tested bit must be one; otherwise, a secondary-authority exception is recognized.

The instruction PROGRAM TRANSFER with space switching uses the authorization index to test the primary-authority bit in the authority-table entry to determine if the address space can be established as a primary address space. tested bit must be one; otherwise, a primaryauthority exception is recognized.

The instruction PROGRAM CALL with space switching causes a new authorization index to be loaded from the ASN-second-table entry. permits the program which is called to be given an authorization index which authorizes it to access more or different address spaces than those authorized for the calling program. instructions PROGRAM RETURN with space switching and PROGRAM TRANSFER with space switching restore the authorization index that is associated with the returned-to address space.

The secondary-authority bit in the authority-table entry may also be used, along with the extended authorization index, to determine if the program is authorized to use an access-list entry in accessregister translation. This is described in "Access-Register-Specified Address Spaces" on page 5-35.

					Au	thoriza	ation I	Mechani	sm			Space
Function		Mode uirement	Subs.	Sec Space	ASN- Trans.	Extr.		Auth. Index	Ext Auth. Index	ALE	ASTE	Sw Event
or Instruction	Pr. Op.		Link. Ctl.6	Ct1.(0.37)	Ctl.		(3.32-	(4.32- 4.47)	(8.32- 8.47)	Seq. No. ⁷		(1.57, 13.57)
Implicit AR transl. BAKR BSA-ba BSA-ra BSG EPAR		A SO-PA SO-PSAH SO-PSAH				Q	Q		EA	ALQ	ASQ	
EREG EREGG ESAR ESTA IAC IPK		SO-PAH SO-PAH SO-PSAH SO-PAH SO-PSAH				Q Q Q						
IVSK LASP LRA LRAG MSTA MVCDK	P P P	SO-PSAH SO-PAH			SO	Q	Q	СС	CCA CCA	CCA CCA	CCA CCA	СС
MVCP MVCS MVCSK bPC-cp sPC-cp bPC-ss		S0-PS S0-PS S0-P S0-PA S0-P	\$0 \$0 \$0	\$0 \$0	S0		Q Q Q Q ¹ Q ¹					X1
sPC-ss PR-cp PR-ss PT-cp PT-ss RP	Q² Q²	SO-PA SO-PA SO-PA SO-P SO-P	S0 S0 S0		\$0 \$0 ⁴ \$0 \$0		Q1	SA ⁵ PASA ⁵ PA				X1 X1 X1 X2
SAC SACF SPKA SSAR-cp SSAR-ss STRAG		SO-PSAH SO-PSAH SO-PSAH SO-PSAH		S0 S0 ⁹	\$0 \$0		Q	SA	EA	ALQ	ASQ	X2 X2
TAR TPROT	Р								CC	CC	CC	

Figure 5-6. Summary of Authorization Mechanisms

Explanation	for	Summary	of	Authorization
Mechanisms:	•			


- The PSW-key mask is ANDed with the authorization key mask in the entrytable entry.
- The exception is recognized on an attempt to set the supervisor state when in the problem state.
- The exception is recognized on an attempt to set the home-space mode when in the problem state.
- 4 ASN translation is performed for the new SASN, and the exception may be recognized, only when the new SASN is not equal to the new PASN.
- Secondary authority is checked for the new SASN, and the exception may be recognized, only when the new SASN is not equal to the new PASN.
- Subsystem-linkage control is bit 192 of the primary ASN-second-table entry.
- ALE sequence number is bits 8-15 of the access-list-entry token and bits 8-15 of the access-list entry.
- 8 ASTE sequence number is bits 96-127 of the access-list entry and bits 160-191 of the ASN-second-table entry.
- Whether the exception is recognized is unpredictable.
- A Access-register translation occurs only in the access-register mode.
- ALQ ALE-sequence exception.
- ASQ ASTE-sequence exception.
- bPC Basic (nonstacking) PROGRAM CALL.
- CC Test results in setting a condition code.
- CCA Test results in setting a condition code.

 The test occurs only in the accessregister mode.
- CRx.y Control register x, bit position y.
- EA Extended-authority exception.

- P Privileged-operation exception for privileged instruction.
- PA Primary-authority exception.
- PASA Primary-authority exception or secondary-authority exception.
- Q Privileged-operation exception for semiprivileged instruction. Authority checked only in the problem state.
- SA Secondary-authority exception.
- SO Special-operation exception.
- SO-P CPU must be in the primary-space mode; special-operation exception if the CPU is in the secondary-space, access-register, home-space, or real mode.
- SO-PA CPU must be in the primary-space or access-register mode; special-operation exception if the CPU is in the secondary-space, home-space, or real mode.
- SO-PAH CPU must be in the primary-space, access-register, or home-space mode; special-operation exception if the CPU is in the secondary-space or real mode.
- SO-PS CPU must be in the primary-space or secondary-space mode; special-operation exception if the CPU is in the home-space, access-register, or real mode.
- SO-PSAH CPU must be in the primary-space, secondary-space, access-register, or home-space mode; special-operation exception if the CPU is in the real mode.
- sPC Stacking PROGRAM CALL.
- X1 When bit 57 of control register 1 is one, a space-switch event is recognized. The operation is completed.
- X2 When bit 57 of control register 1 or 13 is one and the instruction space is changed to or from the home address space, a space-switch event is recognized. The operation is completed.

PC-Number Translation

PC-number translation is the process of translating the 20-bit PC number to locate an entry-table entry as part of the execution of the PROGRAM CALL instruction. To perform this translation, the 20-bit PC number is divided into two fields. The leftmost 12 bits are the linkage index (LX), and the rightmost eight bits are the entry index (EX). The effective address, from which the PC-number is taken, has the following format:



The translation is performed by means of two tables: a linkage table and an entry table. Both of these tables reside in real storage. The linkage-table designation resides in a third area in storage, called the primary ASN-second-table entry (primary ASTE), whose origin is in control register 5. The entry table is designated by means of a linkage-table entry.

PC-Number Translation Control

PC-number translation is controlled by means of a linkage-table designation in the primary ASN-second-table entry designated by the contents of control register 5.


Control Register 5

Control register 5 specifies the location of the primary ASN-second-table entry. The register has the following format:



Primary-ASTE Origin (PASTEO): Bits 33-57 of control register 5, with six zeros appended on the right, form a 31-bit real address that designates the beginning of the primary ASTE. The linkage-table designation is in bytes 24-27 of the primary ASTE.

The linkage-table designation has the following format:



Subsystem-Linkage Control (V): Bit 0 of the linkage-table designation is the subsystem-linkage-control bit. Bit 0 must be one to allow completion of these instructions:

- PROGRAM CALL
- PROGRAM TRANSFER

Otherwise, a special-operation exception is recognized. The subsystem-linkage control is examined in both the problem and the supervisor states and controls both the space-switching and current-primary versions of the instructions.

Linkage-Table Origin: Bits 1-24 of the linkage-table designation, with seven zeros appended on the right, form a 31-bit real address that designates the beginning of the linkage table.


Linkage-Table Length (LTL): Bits 25-31 of the linkage-table designation specify the length of the linkage table in units of 128 bytes, thus making the length of the linkage table variable in multiples of 32 four-byte entries. The length of the linkage table, in units of 128 bytes, is one more than the value in bit positions 25-31. The linkage-table length is compared against the leftmost seven bits of the linkage-index portion of the PC number to determine whether the linkage index designates an entry within the linkage table.

PC-Number Translation Tables

The PC-number translation process consists in a two-level lookup using two tables: a linkage table and an entry table. These tables reside in real storage.

Linkage-Table Entries

The entry fetched from the linkage table has the following format:



The fields in the linkage-table entry are allocated as follows:

LX-Invalid Bit (I): Bit 0 controls whether the entry table associated with the linkage-table entry is available.

When the bit is zero, PC-number translation proceeds by using the linkage-table entry. When the

bit is one, an LX-translation exception is recognized.

Entry-Table Origin: Bits 1-25, with six zeros appended on the right, form a 31-bit real address that designates the beginning of the entry table.

Entry-Table Length (ETL): Bits 26-31 specify the length of the entry table in units of 128 bytes, thus making the table variable in multiples of four 32-byte entries. The length of the entry table, in units of 128 bytes, is one more than the value in bit positions 26-31. The entry-table length is compared against the leftmost six bits of the entry index to determine whether the entry index designates an entry within the entry table.


Entry-Table Entries

The format of bits 0-63 of the entry-table entry depends on whether the addressing-mode in effect after the PROGRAM CALL operation is the extended (64-bit) addressing mode or a basic (24-bit or 31-bit) addressing mode. This in turn depends on bits 128 and 129 of the entry-table entry.

Bit 128 of the entry-table entry (T) is the PC-type bit. When bit 128 is zero, PROGRAM CALL is to perform the basic (nonstacking) operation. When bit 128 is one, PROGRAM CALL is to perform the stacking operation.

Bit 129 of the entry-table entry (G) is the entryextended-addressing-mode bit. In the basic PROGRAM CALL operation, bit 31 of the current PSW, the extended-addressing-mode bit, must equal bit 129; otherwise, a special-operation exception is recognized. In the stacking operation when bit 129 is zero, bit 31 of the current PSW is set to zero, and bit 32 of the PSW, the basicaddressing-mode bit, is set with the value of bit 32 of the entry-table entry (A), the entry-basicaddressing-mode bit. In the stacking operation when bit 129 is one, bits 31 and 32 of the current PSW both are set to one. Thus, the basic PROGRAM CALL operation does not switch between the extended and a basic addressing mode but can switch between the 24-bit and 31-bit modes, and the stacking operation can set any addressing mode.

The 32-byte entry-table entry has the following format:



The fields in the entry-table entry are allocated as follows:

Entry Basic Addressing Mode (A): When bit 129 is zero, bit 32 replaces the basic-addressingmode bit, bit 32 of the current PSW, as part of the PROGRAM CALL operation. In this case if bit 32 is zero, bits 33-39 must also be zeros; otherwise, a PC-translation-specification exception is recognized. When bit 129 is one, bit 32 is a bit of the entry instruction address, and bit 32 of the PSW remains or is set to one.

Entry Instruction Address: When bit 129 is zero, bits 33-62, with 33 zeros appended on the left and a zero appended on the right, form the instruction address which replaces the instruction address in the PSW as part of the PROGRAM CALL operation. When bit 129 is one, bits 0-62, with a zero appended on the right, form the instruction address.

Entry Problem State (P): Bit 63 replaces the problem-state bit, bit 15 of the current PSW, as part of the PROGRAM CALL operation.

Authorization Key Mask: Bits 64-79 are used to verify whether the program issuing the PROGRAM CALL instruction, when in the problem state, is authorized to call this entry point. The authorization key mask and the current PSW-key mask in control register 3 are ANDed, and the result is checked for all zeros. If the result is all zeros, a privileged-operation exception is recognized. The test is not performed in the supervisor state.

ASN: Bits 80-95 specify whether a spaceswitching (PC-ss) operation or a to-current-primary (PC-cp) operation is to occur. When bits 80-95 are zeros, PC-cp is specified. When bits 80-95 are not all zeros, PC-ss is specified, and the bits are the ASN that replaces the primary ASN.

I Entry Key Mask: Bits 96-111 may be ORed into I or may replace the PSW-key mask in control register 3 as part of the PROGRAM CALL operation, as determined by a bit in bit positions 130-159.

PC-Type Bit (T): Bit 128 specifies the basic PROGRAM CALL operation when the bit is zero or the stacking PROGRAM CALL operation when the bit is one.

Entry Extended Addressing Mode (G): In the basic PROGRAM CALL operation, bit 129 must match the extended-addressing-mode bit, bit 31 of the current PSW; otherwise, a special-operation exception is recognized. In the stacking operation, bit 129 replaces bit 31 of the PSW.

ASTE Address: When bits 80-95 are not all zeros, bits 161-185, with six zeros appended on right, form the 31-bit ASN-second-table-entry address that should result from applying the ASN-translation process to bits 80-95.

Entry Parameter: When bit 129 is zero, bits 224-255 are placed in bit positions 32-63 of general register 4, and bits 0-31 of the register remain unchanged, as part of the PC operation. When bit 129 is one, bits 192-255 are placed in general register 4 as part of the PC operation.

Bits 130-159 are used in connection with the linkage stack and are described in "Linkage-Stack Entry-Table Entries" on page 5-64.

Bits 112-127, 160, and 186-191 are reserved for possible future extensions and should be zeros.

Programming Note: The entry parameter is intended to provide the called program with an address which can be depended upon and used as the basis of addressability in locating necessary information which may be environment dependent. The parameter may be appropriately changed for each environment by setting up different entry tables. The alternative -- obtaining this information from the calling program -- may require extensive validity checking or may present an integrity exposure.


PC-Number-Translation Process

The translation of the PC number is performed by means of a linkage table and entry table both of which reside in real storage. The translation also requires the use of the primary ASN-second-table entry, which also resides in real storage.

For the purposes of PC-number translation, the 20-bit PC number is divided into two parts: the leftmost 12 bits are called the linkage index (LX), and the rightmost eight bits are called the entry index (EX). The LX is used to select an entry from the linkage table, the starting address and length of which are specified by the linkage-table designation in the primary ASTE. This entry designates the entry table to be used. The EX field of the PC number is then used to select an entry from the entry table.

When, for the purposes of PC-number translation, accesses are made to main storage to fetch entries from the primary ASTE, linkage table, and entry table, key-controlled protection does not apply.

The PC-number-translation process is shown in Figure 5-7 on page 5-32.



R: Address is real

**: First word and A of ETE are bits 0-32 of EIA if G is one.

Figure 5-7. PC-Number Translation

Obtaining the Linkage-Table Designation

The linkage-table designation is obtained from bytes 24-27 of the primary ASN-second-table entry, the starting address of which is specified by the contents of control register 5.

The 31-bit real address of the linkage-table designation is obtained by appending six zeros on the right to the primary-ASTE origin, bits 33-57 of control register 5, and adding 24. The addition cannot cause a carry into bit position 0. The 31-bit address is formed and used regardless of whether the current PSW specifies the 24-bit, 31-bit, or 64-bit addressing mode.

All four bytes of the linkage-table designation appear to be fetched concurrently from the primary ASTE as observed by other CPUs. The fetch access is not subject to protection. When the storage address which is generated for fetching the linkage-table designation designates a location which is not available in the configuration, an addressing exception is recognized, and the operation is suppressed. Besides the linkagetable designation, no other field in the primary ASTE is examined.

Linkage-Table Lookup

The linkage-index (LX) portion of the PC number, in conjunction with the linkage-table origin, is used to select an entry from the linkage table.

The 31-bit real address of the linkage-table entry is obtained by appending seven zeros on the right to the contents of bit positions 1-24 of the linkagetable designation and adding the linkage index, with two rightmost and 17 leftmost zeros appended. When a carry into bit position 0 occurs during the addition, an addressing exception may be recognized, or the carry may be ignored, causing the table to wrap from 231 - 1 to 0. The 31-bit address is formed and used regardless of whether the current PSW specifies the 24-bit, 31-bit, or 64-bit addressing mode.

As part of the linkage-table-lookup process, the leftmost seven bits of the linkage index are compared against the linkage-table length, bits 25-31 of the linkage-table designation, to establish whether the addressed entry is within the linkage table. If the value in the linkage-table-length field is less than the value in the seven leftmost bits of the linkage index, an LX-translation exception is recognized.

All four bytes of the linkage-table entry appear to be fetched concurrently as observed by other CPUs. The fetch access is not subject to protection. When the storage address which is generated for fetching the linkage-table entry designates a location which is not available in the configuration, an addressing exception is recognized, and the operation is suppressed.

Bit 0 of the linkage-table entry specifies whether the entry table corresponding to the linkage index is available. This bit is inspected, and, if it is one, an LX-translation exception is recognized.

When no exceptions are recognized in the process of linkage-table lookup, the entry fetched from the linkage table designates the origin and length of the corresponding entry table.

Entry-Table Lookup

The entry-index (EX) portion of the PC number, in conjunction with the entry-table origin contained in the linkage-table entry, is used to select an entry from the entry table.

The 31-bit real address of the entry-table entry is obtained by appending six zeros on the right to the entry-table origin and adding the entry index, with five rightmost and 18 leftmost zeros appended. When a carry into bit position 0 occurs during the addition, an addressing exception may be recognized, or the carry may be ignored, causing the table to wrap from 231 - 1 to 0. The 31-bit address is formed and used regardless of whether the current PSW specifies the 24-bit, 31-bit, or 64-bit addressing mode.

As part of the entry-table-lookup process, the six leftmost bits of the entry index are compared against the entry-table length, bits 26-31 of the linkage-table entry, to establish whether the addressed entry is within the table. If the value in the entry-table length field is less than the value in the six leftmost bits of the entry index, an EX-translation exception is recognized.

The 32-byte entry-table entry is fetched by using the real address. The fetch of the entry appears to be word concurrent, as observed by other CPUs, with the leftmost word fetched first. The order in which the remaining seven words are fetched is unpredictable. The fetch access is not subject to protection. When the storage address which is generated for fetching the entry-table entry designates a location which is not available in the configuration, an addressing exception is recognized, and the operation is suppressed.

The use that is made of the information fetched from the entry-table entry is described in the definition of the PROGRAM CALL instruction.

Recognition of Exceptions during **PC-Number Translation**

The exceptions which can be encountered during the PC-number-translation process and their priority are described in the definition of the PROGRAM CALL instruction.

Programming Note: The linkage-table designation is fetched successfully from the primary ASN-second-table entry regardless of the value of bit 0, the ASX-invalid bit, in the primary ASTE. A

one value of this bit may cause an exception to be recognized in other circumstances.

Home Address Space

Facilities are provided which a privileged program, such as the control program, can use to obtain control in and access the home address space of a dispatchable unit (for example, a task).

Each dispatchable unit normally has an address space associated with it in which the control program keeps the principal control blocks that represent the dispatchable unit. This address space is called the home address space of the dispatchable unit. Different dispatchable units may have the same or different home address spaces. When the control program initiates a dispatchable unit, it may set the primary and secondary address spaces equal to the home address space of the dispatchable unit. Thereafter, because of the dispatchable unit's possible use of the PROGRAM CALL, PROGRAM RETURN, PROGRAM TRANSFER, or SET SEC-ONDARY ASN instruction, the control program normally cannot depend on either the primary address space or the secondary address space being the home address space when the home address space must be accessed, for example, during the processing by the control program of an Therefore, the control program interruption. normally must take some special action to ensure that the home address space is addressed when it The home-address-space must be accessed. facilities provide an efficient means to take this action.

The home-address-space facilities include:

- The home address-space-control element (HASCE) in control register 13. The HASCE is used by DAT in the same way as the primary address-space-control element (PASCE) in control register 1 and the secondary address-space-control element (SASCE) in control register 7.
- Home-space mode, which results when DAT is on and the address-space control, PSW bits 16 and 17, has the value 11 binary. When the CPU is in the home-space mode, instruction and logical addresses are home virtual addresses and are translated by DAT by means of the HASCE.

- The ability of the RESUME PROGRAM, SET ADDRESS SPACE CONTROL, and SET ADDRESS SPACE CONTROL FAST instructions to set the home-space mode in the supervisor state, and the ability of the INSERT ADDRESS SPACE CONTROL instruction to return an indication of the homespace mode.
- The home space-switch-event control, bit 57 of control register 13.
- Recognition of a space-switch event upon completion of a RESUME PROGRAM, SET ADDRESS SPACE CONTROL, or SET ADDRESS SPACE CONTROL FAST instruction if the CPU was in the home-space mode before or after the operation but not both before and after the operation, if any of the following is true: (1) the primary space-switch-event control, bit 57 of control register 1, is one, (2) the home space-switch-event control is one, or (3) a PER event is to be indicated.

The space-switch event can be used to enable or disable PER or tracing when fetching of instructions begins or ends in particular address spaces.

Access-Register Introduction

Many of the functions related to access registers are described in this section and in "Subroutine Linkage without the Linkage Stack" on page 5-10, "Access-Register Translation" on page 5-43, and "Sequence of Storage References" on page 5-77. Additionally, translation modes and access-listcontrolled protection are described in Chapter 3, "Storage": the PER means of restricting storagealteration events to designated address spaces and the handling of access registers during resets and during the store-status operation are described in Chapter 4, "Control"; interruptions are described in Chapter 6, "Interruptions"; instructions are described in Chapter 7, "General Chapter 10. Instructions." and "Control Instructions"; the handling of access registers during a machine-check interruption and the programmed validation of the access registers are Chapter 11, "Machine-Check described in Handling"; and the alter-and-display controls for access registers are described in Chapter 12, "Operator Facilities."

Summary

These major functions are provided:

- A maximum of 16 address spaces, including the instruction space, for immediate and simultaneous use by a semiprivileged program; the address spaces are specified by 16 registers called access registers.
- · Instructions for examining and changing the contents of the access registers.

In addition, control and authority mechanisms are incorporated to control these functions.

Access registers allow a sequence of instructions, or even a single instruction such as MOVE (MVC) or MOVE LONG (MVCL), to operate on storage operands in multiple address spaces, without the requirement of changing either the translation mode or other control information. Thus, a program residing in one address space can use the complete instruction set to operate on data in that address space and in up to 15 other address spaces, and it can move data between any and all pairs of these address spaces. Furthermore, the program can change the contents of the access registers in order to access still other address spaces.

The instructions for examining and changing access-register contents are unprivileged and are described in Chapter 7, "General Instructions." They are:

- COPY ACCESS
- EXTRACT ACCESS
- LOAD ACCESS MULTIPLE
- LOAD ADDRESS EXTENDED
- SET ACCESS
- STORE ACCESS MULTIPLE

The privileged PURGE ALB instruction and COMPARE AND SWAP AND PURGE instruction are used in connection with access registers and described Chapter 10, "Control are in Instructions."

Access registers specify address spaces when the CPU is in the access-register mode. The SET CONTROL and SET **ADDRESS** SPACE ADDRESS SPACE CONTROL FAST instructions allow setting of the access-register mode, and the INSERT ADDRESS SPACE CONTROL instruction provides an indication of the access-register

stacking PROGRAM CALL. mode. The PROGRAM RETURN, and RESUME PROGRAM instructions also allow setting of the access-All of these instructions are register mode. described in Chapter 10, "Control Instructions."

Access registers are used in a special way by the BRANCH IN SUBSPACE GROUP instruction. The use of access registers by that instruction is described in detail only in the definition of the instruction in Chapter 10, "Control Instructions." However, "Subspace-Group Tables" on page 5-55 describes the use of the dispatchable-unit control table and the extended ASN-second-table entry by BRANCH IN SUBSPACE GROUP.

Access-Register Functions

Access-Register-Specified Address Spaces

The CPU includes sixteen 32-bit access registers numbered 0-15. In the access-register mode, which results when DAT is on and PSW bits 16 and 17 are 01 binary, an instruction B or R field that is used to specify the logical address of a storage operand designates not only a general register but also an access register. The designated general register is used in the ordinary way to form the logical address of the storage operand. The designated access register is used to specify the address space to which the logical address is The access register specifies the relative. address space by specifying an address-spacecontrol element for the address space, and this address-space-control element is used by DAT to translate the logical address. An access register specifies an address-space-control element in an indirect way, not by containing the address-spacecontrol element.

An access register may specify the primary or address-space-control element in secondary control register 1 or 7, respectively, or it may specify an address-space-control element contained in an ASN-second-table entry. In the latter case, the access register designates an entry in a table called an access list, and the designated access-list entry in turn designates ASN-second-table entry.

The process of using the contents of an access register to obtain an address-space-control element for use by DAT is called access-register

translation (ART). This is depicted in Figure 5-8 on page 5-36.




Figure 5-8. Use of Access Registers

An access register is said to specify an AR-specified address space by means of an AR-specified address-space-control element. The virtual addresses in an AR-specified address space are called AR-specified virtual addresses.

In the access-register mode, whereas all storageoperand addresses are AR-specified virtual, instruction addresses are primary virtual.

Designating Access Registers: In the accessregister mode, an instruction B or R field designates an access register, for use in access-register translation, under the following conditions:

- The field is a B field which designates a general register containing a base address.
 The base address is used, along with a displacement (D) and possibly an index (X), to form the logical address of a storage operand.
- The field is an R field which designates a general register containing the logical address of a storage operand.

For example, consider the following instruction:

MVC
$$0(L,1),0(2)$$

The second operand, of length L, is to be moved to the first-operand location. The logical address of the second operand is in general register 2, and that of the first-operand location in general register 1. The address space containing the second operand is specified by access register 2, and that

containing the first-operand location by access register 1. These two address spaces may be different address spaces, and each may be different from the current instruction address space (the primary address space).

When PSW bits 16 and 17 are 01, the B₂ field of the LOAD REAL ADDRESS and STORE REAL ADDRESS instructions designates an access register, for use in access-register translation, regardless of whether DAT is on or off.

The COMPARE AND FORM CODEWORD and UPDATE TREE instructions specify storage operands by means of implicitly designated general registers and access registers.

The MOVE TO PRIMARY and MOVE TO SEC-ONDARY instructions specify storage operands by means of primary virtual and secondary virtual addresses, and access registers do not apply to these instructions. An exception is recognized when either of these instructions is executed in the access-register mode. The MOVE WITH KEY instruction can be used in place of MOVE TO PRIMARY and MOVE TO SECONDARY in the access-register mode. The MOVE WITH SOURCE KEY and MOVE WITH DESTINATION KEY instructions also can be used.

An instruction R field may designate an access register for other than the purpose of access-register translation.

The fields which may designate access registers, whether or not for access-register translation, are indicated in the summary figure at the beginning of each instruction chapter.

Obtaining the Address-Space-Control Element: This section and the following ones introduce the access-register-translation process and present the concepts related to access lists.

The address-space-control element specified by an access register is obtained by access-register translation as follows:

- If the access register contains 00000000 hex, the specified address-space-control element is the primary address-space-control element (PASCE), obtained from control register 1.
- If the access register contains 00000001 hex, the specified address-space-control element is

the secondary address-space-control element (SASCE), obtained from control register 7.

 If the access register contains any other value, the specified address-space-control element is obtained from an ASN-second-table entry. The contents of the access register designate an access-list entry that contains the real origin of the ASN-second-table entry.

Access register 0 is treated in a special way by access-register translation; it is treated as containing 00000000 hex, and its actual contents are not examined. Thus, a logical address specified by means of a zero B or R field in the access-register mode is always relative to the primary address space, regardless of the contents of access register 0. However, there is one exception to how access register 0 is treated: the TEST ACCESS instruction uses the actual contents of access register 0, instead of treating access register 0 as containing 00000000 hex.

The treatment of an access register containing the value 00000000 hex as designating the current primary address space allows that address space to be addressed, in the access-register mode, without requiring the use of an access-list entry. This is useful when the primary address space is changed by a space-switching PROGRAM CALL (PC-ss), PROGRAM RETURN (PR-ss), PROGRAM TRANSFER (PT-ss) instruction. Similarly, the treatment of an access register containing the value 00000001 hex as designating the secondary address space allows that space to be addressed after a space-switching operation, again without requiring the use of an access-list entry.

The contents of the access registers are not changed by the PROGRAM CALL and PROGRAM TRANSFER instructions. Therefore, an access register containing 00000000 or 00000001 hex may specify a different address space after the execution of PROGRAM CALL or PROGRAM TRANSFER than before the execution. For example, if a space-switching PROGRAM CALL instruction is executed, an access register containing 00000000 hex specifies the old primary address space before the execution and the new primary address space after the execution.

When access-register translation obtains an address-space-control element from an

ASN-second-table entry, bit 0 of the entry, the ASX-invalid bit, must be zero; otherwise, an exception is recognized.

Access Lists: The access-list entry that is designated by the contents of an access register can be located in either one of two access lists, the dispatchable-unit access list or the primary-space access list. A bit in the access register specifies which of the two access lists contains the designated entry. Both of the access lists reside in real or absolute storage. The locations of the access lists are specified by means of control registers 2 and 5.

Control register 2 contains the origin of a realstorage area called the dispatchable-unit control table. The dispatchable-unit control table contains the designation -- the real or absolute origin, and length -- of the dispatchable-unit access list.

Control register 5 contains the origin of a realstorage area called the primary ASN-second-table entry. The primary ASN-second-table entry contains the designation of the primary-space access list.

An access list, either the dispatchable-unit access list or the primary-space access list, contains some multiple of eight 16-byte entries, up to a maximum of 1.024 entries.

Programs and Dispatchable Units: When discussing access lists, it is necessary to distinguish between the terms "program" and "dispatchable unit." A program is a sequence of instructions and may be referred to as a program module. A program may be a sequence of calling and called programs. A dispatchable unit, which is sometimes called a process or a task, is a unit of work that is performed through the execution of a program by one CPU at a time.

The dispatchable-unit access list is intended to be associated with a dispatchable unit; that is, it is intended that a dispatchable unit have the same dispatchable-unit access list regardless of which program is currently being executed to perform the dispatchable unit. There is no mechanism, except for the LOAD CONTROL instruction, that changes the dispatchable-unit-control-table origin in control register 2.

The primary-space access list is associated with the primary address space that is specified by the primary ASN in control register 4 and the primary address-space-control element in control register 1. The primary-space access list that is available for use by a dispatchable unit changes as the primary address space of the dispatchable unit changes, that is, whenever a program in a different primary address space begins to be executed to perform the dispatchable unit. Whenever a LOAD ADDRESS SPACE PARAMETERS. PROGRAM CALL, PROGRAM RETURN, or PROGRAM TRANSFER instruction replaces the primary ASN in control register 4 and the primary address-space-control element in control register 1, it also replaces the primary-ASN-second-tableentry origin in control register 5.

Thus, for a dispatchable unit, the dispatchable-unit access list is intended to be constant (although its entries may be changed, as will be described), and the primary-space access list is a function of which program is being executed, through being a function of the primary address space of the program. Also, all dispatchable units and programs in the same primary address space have the same primary-space access list.

Access-List-Entry Token: The contents of an access register are called an access-list-entry token (ALET) since, in the general case, they designate an entry in an access list. An ALET has the following format:

	0000000	Р	ALESN		ALEN	
()	7	8	16		_ 31

The ALET contains a primary-list bit (P) that specifies which access list contains the designated access-list entry: the dispatchable-unit access list if the bit is zero, or the primary-space access list if the bit is one. The specified access list is called the effective access list.

The ALET also contains an access-list-entry number (ALEN) which, when multiplied by 16, is the number of bytes from the beginning of the effective access list to the designated access-list During access-register translation, an exception is recognized if the ALEN designates an entry that is outside the effective access list or if the leftmost seven bits in the ALET are not all zeros.

The access-list-entry sequence number (ALESN) in the ALET is described in the next section.

The above format of the ALET does not apply when the ALET is 00000000 or 00000001 hex.

An ALET can exist in an access register, in a general register, or in storage, and it has no special protection from manipulation by the problem program. Any program can transfer ALETs back and forth among access registers, general registers, and storage. A called program can save the contents of the access registers in any storage area available to it, load and use the access registers for its own purposes, and then restore the original contents of the access registers before returning to its caller.

Allocating and Invalidating Access-List Entries: It is intended that access lists be provided by the control program and that they be protected from direct manipulation by any problem program. This protection may be obtained by means of key-controlled protection or by placing the access lists in real storage not accessible by any problem program by means of DAT.

As determined by a bit in the entry, an access-list entry is either valid or invalid. A valid access-list entry specifies an address space and can be used by a suitably authorized program to access that space. An invalid access-list entry is available for allocation as a valid entry. It is intended that the control program provide services that allocate valid access-list entries and that invalidate previously allocated entries.

Allocation of an access-list entry may consist in the following steps. A problem program passes some kind of identification of an address space to the control program, and it passes a specification of either the dispatchable-unit access list or the primary-space access list. The control program checks, by some means, the authority of the problem program to access the address space. If the problem program is authorized, the control program selects an invalid entry in the specified access list, changes it to a valid entry specifying the subject address space, and returns to the problem program an access-list-entry token (ALET) that designates the allocated entry. The problem program can subsequently place the ALET in an access register in order to access the address space. Later, through the use of the

invalidation service of the control program, the access-list entry that was allocated may be made invalid. An exception is recognized during accessregister translation if an ALET is used that designates an invalid access-list entry.

It may be that a particular access-list entry is allocated, then invalidated, and then allocated again, this time specifying a different address space than the first time. To guard against erroneous use of an ALET that designates a conceptually wrong address space, an access-list-entry sequence number (ALESN) is provided in both the ALET and the access-list entry. When the control program allocates an access-list entry, it should place the same ALESN in the entry and in the designating ALET that it returns to the problem program. When the control program reallocates an access-list entry, it should change the value of the ALESN. An exception is recognized during access-register translation if the ALESN in the ALET used is not equal to the ALESN in the designated access-list entry.

The ALESN check is a reliability mechanism, not an authority mechanism, because the ALET is not protected from the problem program, and the problem program can change the ALESN in the ALET to any value. Also, this is not a fail-proof reliability mechanism because the ALESN is one byte and its value wraps around after 256 reallocations, assuming that the value is incremented by one for each reallocation.

Authorizing the Use of Access-List Entries:

Although an access list is intended to be associated with either a dispatchable unit or a primary address space, the valid entries in the list are intended to be associated with the different programs that are executed, in some order, to perform the work of the dispatchable unit. It is intended that each program be able to have a particular authority that permits the use of only those access-list entries that are associated with the program. The authority being referred to here is represented by a 16-bit extended authorization index (EAX) in control register 8.

Other elements used in the related authorization mechanism are: (1) a private bit in the access-list entry, (2) an access-list-entry authorization index (ALEAX) in the access-list entry, and (3) the authority table.

A program is authorized to use an access-list entry, in access-register translation, if any of the following conditions is met:

- 1. The private bit in the access-list entry is zero. This condition provides a high-performance means to authorize any and all programs that are executed to perform the dispatchable unit.
- 2. The ALEAX in the access-list entry is equal to the EAX in control register 8. This condition provides a high-performance means to authorize only particular programs.
- 3. The EAX selects a secondary bit that is one in the authority table associated with the address space that is specified by the access-list entry. The authority table is locatable in that the access-list entry contains the real origin of the ASN-second-table entry (ASTE) for the address space, and the ASTE contains the real origin of the authority table. This condition provides another means, less wellperforming than condition 2, for authorizing only particular programs. However, providing for condition 3 to be met instead of condition 2 can be advantageous because it permits several programs, each executed with a different EAX, all to use a single access-list entry to access a particular address space.

Access-register translation tests for the three conditions in the order indicated by their numbers, and a higher-numbered condition is not tested for if a lower-numbered condition is met. An exception is recognized if none of the conditions is met.

Figure 5-9 on page 5-40 shows an example of how the authorization mechanism can be used. In the figure, "PBZ" means that the private bit is zero, and "PBO" means that the private bit is one.




Figure 5-9. Example of Authorizing the Use of Access-List Entries

The figure shows an access list—assume it is a dispatchable-unit access list-in which the entries of interest are entries 4, 7, 9, and 12. Each access-list entry contains a private bit, an ALEAX, and the real origin of the ASTE for an address space. The private bit in entry 4 is zero, and, therefore, the value of the ALEAX in entry 4 is immaterial and is not shown. The private bits in entries 7, 9, and 12 are ones, and the ALEAX values in these entries are as shown. numbers used to identify the address spaces (36, 25, 62, and 17) are arbitrary. They may be the ASNs of the address spaces; however, ASNs are in no way used in access-register translation. Only the authority table for address space 17 is shown. In it, the secondary bit selected by EAX 10 is one. Assume that no secondary bits are ones in the authority tables for the other spaces.

The figure also shows a sequence of three programs, named A, B, and C, that is executed to perform the work of the dispatchable unit associated with the access list. These programs may be in the same or different address spaces. The EAX in control register 8 when each of these programs is executed is 0, 5, and 10, respectively.

Each of programs A, B, and C can use access-list entry (ALE) 4 to access address space 36 since the private bit in ALE 4 is zero. Program B can

use ALE 7 to access space 25 because the ALEAX in the ALE equals the EAX for the program, and no other program can use this ALE. Similarly, only program C can use ALE 9. Program B can use ALE 12 because the ALEAX and EAX are equal, and program C can use it because C's EAX selects a secondary bit that is one in the authority table for space 17.

The example would be the same if programs A, B, and C were all in the same address space and the access list were the primary-space access list for that space.

An ALE in which the private bit is zero may be called public because the ALE can be used by any program, regardless of the value of the current EAX. An ALE in which the private bit is one may be called private because the ability of a program to use the ALE depends on the current EAX.

Notes on the Authorization Mechanism: An access list is a kind of capability list, in the sense in which the word "capability" is used in computer science. It is up to the control program to formulate the policies that are used to allocate entries in an access list, and the programmed authorization checking required during allocation may be very complex and lengthy. After a valid entry has been

made in an access list, the access-registertranslation process enforces the control-program policies in a well-performing way by means of the authorization mechanism described above.

Using access lists has an advantage over using only ASNs and authority tables. For example, assume that an access register could contain an ASN and that access-register translation would do ASN translation of the ASN and then use the EAX to test the authority table. This would make the EAX relevant to all existing address spaces, and, therefore, it would make the management of EAXs and their assignment to programs more difficult. With the actual definitions of the ALET and access-register translation, an EAX is relevant to only the address spaces that are represented in the current dispatchable-unit and primary-space access lists. Also, since ASN translation is not done as a part of access-register translation, the number of concurrently existing address spaces, as represented by ASN-second-table entries, can be greater than the number of available ASNs (64K).

The entry-table entry and linkage stack can be used to assign EAXs to programs and to change the EAX in control register 8 during program link-These components are introduced in "Linkage-Stack Introduction" on page 5-60. The privileged EXTRACT AND SET EXTENDED AUTHORITY instruction also is available for saving and changing the EAX in control register 8.

The SET SECONDARY ASN instruction and the authorization index (AX), bits 32-47 of control register 4, can play a role in the use of access registers. The space-switching form of SET SECONDARY ASN (SSAR-ss) establishes a new secondary address space if the secondary bit selected by the AX is one in the authority table associated with the new secondary space. The secondary space can be addressed by means of an ALET having the value 00000001 hex.

Revoking Accessing Capability: Another mechanism, which is a combined authority and integrity mechanism, is part of access-register translation, and it is described in this section.

An access-list entry (ALE) contains an ASN-second-table-entry sequence number (ASTESN), and so does the ASTE designated by the ALE. During access-register translation, the ASTESN in the ALE must equal the ASTESN in the designated ASTE; otherwise, an exception is recognized.

When the control program allocates an ALE, it should copy the ASTESN from the designated ASTE into the ALE. Subsequently, the control program can, in effect, revoke the addressing capability represented by the ALE by changing the ASTESN in the ASTE. Changing the ASTESN in the ASTE makes all previously usable ALEs that designate the ASTE unusable.

Making an ALE unusable may be required in either of two cases:

1. Some element of the control-program policy for determining the authority of a program to have access to the address space specified by the ASTE has changed. This may mean that some or all of the programs that were authorized to the address space, and for which ALEs have been allocated, are no longer authorized.

Changing the ASTESN in the ASTE ends the usability of all ALEs that designate the ASTE. If this revocation of capability is to be selective, then, when an exception is recognized because of unequal ASTESNs, the control program can reapply its programmed procedures for determining authorization, and an ALE which should have remained usable can be made usable again by copying the new ASTESN into it. When the usability of an ALE is restored, the control program normally should cause reexecution of the instruction that encountered the exception.

2. The ASTE has been reassigned to specify a conceptually different address space, and ALEs which specified the old address space must not be allowed to specify the new one. (Bit 0 of the ASTE, the ASX-invalid bit, can be set to one to delete the assignment of the ASTE to an address space, and this prevents the use of the ASTE in access-register translation. But after reassignment, bit 0 normally is set back to zero.)

The ASTESN mechanism may be regarded as an authority mechanism in the first case above and as an integrity mechanism in the second.

The ASTESN mechanism is especially valuable because it avoids the need of the control program to keep track of the access lists that contain the ALEs that designate each ASTE. Furthermore, it avoids the need of searching through these access lists in order to find the ALEs and set them invalid, to prevent the use of the ALEs in accessregister translation. The latter activity could be particularly time-consuming, or could present a particularly difficult management problem, because the access lists could be in auxiliary storage, such as a direct-access storage device, when the need arises to invalidate the ALEs.

The ASTESN is a four-byte field. Assuming a reasonable frequency of authorization-policy changes or address-space reassignments, the approximately four billion possible values of the ASTESN provide a fail-proof authority or integrity mechanism over the lifetime of the system.

Preventing Store References: The access-list entry contains a fetch-only bit which, when one, specifies that the access-list entry cannot be used to perform storage-operand store references. The principal description of the effect of the fetch-only bit is in "Access-List-Controlled Protection" on page 3-11.

Improving Translation Performance: Accessregister translation (ART) conceptually occurs each time a logical address is used to reference a storage operand in the access-register mode. To improve performance, ART normally is implemented such that some or all of the information contained in the ART tables (access-listdesignation sources, access lists, ASN second tables, and authority tables) is maintained in a special buffer referred to as the ART-lookaside buffer (ALB). The CPU necessarily refers to an ART-table entry in real storage only for the initial access to that entry. The information in the entry may be placed in the ALB, and subsequent translations may be performed using the information in the ALB.

The PURGE ALB instruction and the COMPARE AND SWAP AND PURGE instruction can be used to clear all information from the ALB after a change has been made to an ART-table entry in real storage.

Access-Register Instructions

The following instructions are provided for examining and changing the contents of access registers:

- COPY ACCESS
- EXTRACT ACCESS
- LOAD ACCESS MULTIPLE
- LOAD ADDRESS EXTENDED
- SET ACCESS
- STORE ACCESS MULTIPLE

The SET ACCESS instruction replaces the contents of a specified access register with the contents of a specified general register. Conversely, the EXTRACT ACCESS instruction moves the contents of an access register to a general register. The COPY ACCESS instruction moves the contents of one access register to another.

The LOAD ACCESS MULTIPLE instruction loads a specified set of consecutively numbered access registers from a specified storage location whose length in words equals the number of access registers loaded. Conversely, the STORE ACCESS MULTIPLE instruction function stores the contents of a set of access registers at a storage location.

The LOAD ADDRESS EXTENDED instruction is similar to the LOAD ADDRESS instruction in that it loads a specified general register with an effective address specified by means of the B, X, and D fields of the instruction. In addition, LOAD ADDRESS EXTENDED operates on the access register having the same number as the general register loaded. When the address-space control, PSW bits 16 and 17, is 00, 10, or 11 binary, LOAD ADDRESS EXTENDED loads the access register with 00000000, 00000001, or 00000002 hex, respectively. When the address space is 01 binary, LOAD control **ADDRESS** EXTENDED loads the target access register with a value that depends on the B field of the instruc-If the B field is zero, LOAD ADDRESS EXTENDED loads the target access register with 00000000 hex. If the B field is nonzero, LOAD ADDRESS EXTENDED loads the target access register with the contents of the access register designated by the B field. However, in the last case when bits 0-6 of the access register designated by the B field are not all zeros, the results in the target general register and access register are unpredictable.

The address-space-control values 00, 01, 10, and 11 binary specify primary-space, access-register, secondary-space, and home-space mode, respectively, when DAT is on. LOAD ADDRESS EXTENDED functions the same regardless of whether DAT is on or off.

When used in access-register translation, the access-register values 00000000 and 00000001 hex specify the primary and secondary address spaces, respectively, and the value 00000002 hex designates entry 2 in the dispatchable-unit access Loading the target access register with 00000002 hex when the address-space control is 11 binary is intended to support assignment, by the control program, of entry 2 in the dispatchableunit access list as specifying the home address space.

Access-Register Translation

Access-register translation is introduced in "Access-Register-Specified Address Spaces" on page 5-35.

Access-Register-Translation Control

Access-register translation is controlled by an address-space control and by controls in control registers 2, 5, and 8. The address-space control, PSW bits 16 and 17, is described in "Translation Modes" on page 3-28. The other controls are described below.

Additional controls are located in the accessregister-translation tables.

Control Register 2

The location of the dispatchable-unit control table is specified in control register 2. The register has the following format:



Dispatchable-Unit-Control-Table Origin (DUCTO): Bits 33-57 of control register 2, with six zeros appended on the right, form a 31-bit real address that designates the beginning of the dispatchable-unit control table. Access-register translation may obtain the dispatchable-unit access-list designation from the dispatchable-unit control table.

Control Register 5

The location of the primary ASN-second-table entry is specified in control register 5. The register has the following format:



Primary-ASTE Origin (PASTEO): Bits 33-57 of control register 5, with six zeros appended on the right, form a 31-bit real address that designates the beginning of the primary ASN-second-table entry. Access-register translation may obtain the primary-space access-list designation from the primary ASTE. The primary-ASTE origin is set by LOAD ADDRESS SPACE PARAMETERS when it performs PASN translation and by the spaceswitching forms of PROGRAM CALL, PROGRAM RETURN, and PROGRAM TRANSFER. When any of these instructions places the primary-ASTE origin in control register 5, it also places zeros in bit positions 32 and 58-63 of the register and leaves bits 0-31 of the register unchanged. Bits 0-32 and 58-63 of control register 5 are subject to possible future assignment, and they should not be depended upon to be zeros.

Control Register 8


The extended authorization index is in control register 8. The register has the following format:



Extended Authorization Index (EAX): Bits 32-47 of control register 8 are the extended authorization index. During access-register translation, the EAX may be compared against the access-list-entry authorization index (ALEAX) in an access-list entry, and it may be used as an index to locate a secondary bit in an authority table. The EAX may be set by a stacking PROGRAM CALL operation, and it is restored by PROGRAM RETURN. The EAX can also be saved and set by the privileged instruction EXTRACT AND SET EXTENDED AUTHORITY.

Access Registers

There are sixteen 32-bit access registers numbered 0-15. The contents of an access register are called an access-list-entry token (ALET). An ALET has the following format:



The fields in the ALET are allocated as follows:

Primary-List Bit (P): When the ALET is not 00000000 or 00000001 hex, bit 7 specifies the access list to be used by access-register translation. When bit 7 is zero, the dispatchable-unit access list is used; this is specified by the dispatchable-unit access-list designation in the dispatchable-unit control table designated by the contents of control register 2. When bit 7 is one, the primary-space access list is used; this is specified by the primary-space access-list designation in the primary ASTE designated by the contents of control register 5.

Access-List-Entry Sequence Number (ALESN): Bits 8-15 may be used as a check on whether the access-list entry designated by the ALET has been invalidated and reallocated since the ALET was obtained. During access-register translation when the ALET is not 00000000 or 00000001 hex, bits 8-15 of the ALET are compared against the access-list-entry sequence number (ALESN) in the designated access-list entry.

Access-List-Entry Number (ALEN): When the ALET is not 00000000 or 00000001 hex, bits 16-31 of the ALET designate an entry in either the dispatchable-unit access list or the primary-space access list, as determined by bit 7. The access-list designation that is used is called the effective access-list designation; it consists of the effective access-list origin and the effective access-list length.

During access-register translation, the ALEN, with four zeros appended on the right, is added to the 31-bit real or absolute address specified by the effective access-list origin, and the result is the real or absolute address of the designated access-list entry. The ALEN is compared against the

effective access-list length to determine whether the designated access-list entry is within the list, and an ALEN-translation exception is recognized if the entry is outside the list. Although the largest possible value of the ALEN is 65,535, an access list can contain at most 1,024 entries.

Bits 0-6 must be zeros during access-register translation; otherwise, an ALET-specification exception is recognized.

When the ALET is 00000000 or 00000001 hex, it specifies the primary or secondary address space, respectively, and the above format does not apply.

Access register 0 usually is treated in accessregister translation as containing 00000000 hex, and its actual contents are not examined; the access-register translation done as part of TEST ACCESS is the only exception. Access register 0 is also treated as containing 00000000 hex when it is designated by the B field of LOAD ADDRESS EXTENDED when PSW bits 16 and 17 are 01 binary. When access register 0 is specified for TEST ACCESS or as a source for COPY ACCESS, EXTRACT ACCESS, or STORE ACCESS MULTIPLE, the actual contents of the access register are used. Access register 0, like any other access register, can be loaded by COPY ACCESS, LOAD ACCESS MULTIPLE, LOAD **ADDRESS** EXTENDED, SET and ACCESS.

Another definition of ALETs 00000000 and 00000001 hex is given in "BRANCH IN SUB-SPACE GROUP" on page 10-13.

Access-Register-Translation Tables

When the ALET being translated is not 00000000 or 00000001 hex, access-register translation performs a two-level lookup to locate first the effective access-list designation and then an entry in the effective access list. The effective access-list designation resides in real storage. The effective access list resides in real or absolute storage.

Access-register translation uses an origin in the access-list entry to locate an ASN-second-table entry, and it may perform a one-level lookup to locate an entry in an authority table. The ASN-second-table entry resides in real storage.

The authority table resides in real or absolute storage.

Authority-table entries are described in "Authority-Table Entries" on page 3-24. Access-list designations, access-list entries, and ASN-second-table entries are described in the following sections.

Dispatchable-Unit Control Table and Access-List Designations

When the ALET being translated is not 00000000 or 00000001 hex, access-register translation obtains the dispatchable-unit access-list designation if bit 7 of the ALET is zero, or it obtains the primary-space access-list designation if bit 7 is The obtained access-list designation is called the effective access-list designation.

The dispatchable-unit access-list designation (DUALD) is located in bytes 16-19 of a 64-byte area called the dispatchable-unit control table (DUCT). The DUCT resides in real storage, and its location is specified by the DUCT origin in control register 2.

The dispatchable-unit control table has the following format:

Hex Dec 0 0 BASTE0 S 4 4 Α SSASTE0 8 8 С 12 SSASTESN 10 16 DUALD PSW R PSW-Key 20 14 Mask Key A 18 24 10 28

In the 24-Bit or 31-Bit Addressing Mode

20	32		
24	36	ВА	Bits 33-63 of Return Address

In the 64-Bit Addressing Mode

20	32	Bits 0-31 of Return Address
24	36	Bits 33-63 of Return Address

28	40		
2C	44	Trap-Control- Block Address	E
30	48	,	
3C	60	/ 	,

Bytes 0-7 (BASTEO, SA, and SSASTEO) and 12-15 (SSASTESN) of the DUCT are described in "Subspace-Group Dispatchable-Unit Control Table" on page 5-55. Bytes 20-23 (PSW key mask, PSW key, RA, and P) and 32-39 (BA and return address) are described in "BRANCH AND SET AUTHORITY" on page 10-6. Bytes 44-47 (trap-control-block address and E) are described in "TRAP" on page 10-116. Bytes 8-11, 24-27, 40-43, and 48-63 are reserved for possible future extensions and should contain all zeros. Bytes 28-31 are available for use by programming.

The primary-space access-list designation (PSALD) is located in bytes 16-19 of a 64-byte area called the primary ASN-second-table entry. The primary ASTE resides in real storage, and its location is specified by the primary-ASTE origin in control register 5. The format of the primary ASTE is described in "ASN-Second-Table Entries" on page 5-47.

The dispatchable-unit and primary-space accesslist designations both have the same format, which is as follows:

Access-List Designation

		Access-List Origin		AL	.L	
0	1		2	:5	31	L

The fields in the access-list designation are allocated as follows:

Access-List Origin: Bits 1-24 of the access-list designation, with seven zeros appended on the right, form a 31-bit address that designates the beginning of the access list. This address is treated unpredictably as either a real address or an absolute address.


Access-List Length (ALL): Bits 25-31 of the access-list designation specify the length of the access list in units of 128 bytes, thus making the length of the access list variable in multiples of eight 16-byte entries. The length of the access list, in units of 128 bytes, is one more than the value in bit positions 25-31. The access-list length, with six zeros appended on the left, is compared against bits 0-12 of an access-list-entry number (bits 16-28 of an access-list-entry token) to determine whether the access-list-entry number designates an entry in the access list.

Bit 0 is reserved for a possible future extension and should be zero.

Programming Note: The maximum number of access-list entries allowed by an access-list designation is 1,024. There are two access lists available for use at any time. Therefore, a maximum of 2,048 16E-byte address spaces can be addressable without control-program intervention, which is a total of 2⁷⁵ bytes.

Access-List Entries

The effective access list is the dispatchable-unit access list if bit 7 of the ALET being translated is zero, or it is the primary-space access list if bit 7 is one. The entry fetched from the effective access list is 16 bytes in length and has the following format:



	ASTESN	
96		127

The fields in the access-list entry are allocated as follows:

ALEN-Invalid Bit (I): Bit 0, when zero, indicates that the access-list entry specifies an address space. When bit 0 is one during access-register translation, an ALEN-translation exception is recognized.

Fetch-Only Bit (FO): Bit 6 controls which types of operand references are permitted to the address space specified by the access-list entry. When bit 6 is zero, both fetch-type and store-type references are permitted. When bit 6 is one, only fetch-type references are permitted, and an attempt to store causes a protection exception for access-list-controlled protection to be recognized and the operation to be suppressed.

Private Bit (P): Bit 7, when zero, specifies that any program is authorized to use the access-list entry in access-register translation. When bit 7 is one, authorization is determined as described for bits 16-31.

Access-List-Entry Sequence Number (ALESN): Bits 8-15 are compared against the ALESN in the ALET during access-register translation. Inequality causes an ALE-sequence exception to be recognized. It is intended that the control program change bits 8-15 each time it reallocates the access-list entry.

Access-List-Entry Authorization Index (ALEAX): Bits 16-31 may be used to determine whether the program for which access-register translation is being performed is authorized to use the access-list entry. The program is authorized if any of the following conditions is met:

- 1. Bit 7 is zero.
- 2. Bits 16-31 are equal to the extended authorization index (EAX) in control register 8.
- 3. The EAX selects a secondary bit that is one in the authority table for the specified address space.

An extended-authority exception is recognized if none of the conditions is met.

ASN-Second-Table-Entry Origin (ASTEO): Bits 65-89, with six zeros appended on the right, form the 31-bit real address of the ASTE for the specified address space. Access-register translation obtains the address-space-control element for the address space from the ASTE.

ASTE Sequence Number (ASTESN): 96-127 may be used to revoke the addressing capability represented by the access-list entry. Bits 96-127 are compared against an ASTE sequence number (ASTESN) in the designated ASTE during access-register translation.


Bits 1-5, 32-64, and 90-95 are reserved for possible future extensions and should be zeros.


In both the dispatchable-unit access list and the primary-space access list, access-list entries 0 and 1 are intended not to be used in accessregister translation. Bits 1-127 of access-list entry 0 and bits 1-63 of access-list entry 1 are reserved for possible future extensions and should be zeros. Bit 0 of access-list entries 0 and 1, and bits 64-127 of access-list entry 1, are available for use by programming. The control program should set bit 0 of access-list entries 0 and 1 to one in order to prevent the use of these entries by means of ALETs in which the ALEN is 0 or 1.


ASN-Second-Table Entries


32 bvtes first of the 64-byte ASN-second-table entry have the following format:











The fields in bytes 0-31 of the ASN-second-table entry (ASTE) are defined with respect to certain mechanisms and instructions "ASN-Second-Table Entries" on page 3-19. The fields in the ASTE are defined with respect to the BRANCH IN SUBSPACE GROUP instruction in "Subspace-Group ASN-Second-Table Entries" on page 5-57. With respect to access-register translation only, and only for an instruction other than BRANCH IN SUBSPACE GROUP, the fields in the ASTE are allocated as follows:

ASX-Invalid Bit (I): Bit 0 controls whether the address space associated with the ASTE is available. When bit 0 is zero, access-register translation proceeds. When the bit is one, an ASTE-validity exception is recognized.

Authority-Table Origin (ATO): Bits 1-29, with two zeros appended on the right, form a 31-bit address that designates the beginning of the authority table. This address is treated unpredictably as either a real address or an absolute address, although it is treated as a real address for ASN authorization. The authority table is accessed in access-register translation only if the private bit in the access-list entry is one and the access-list-entry authorization index (ALEAX) in

the access-list entry is not equal to the extended authorization index (EAX) in control register 8.

Base-Space Bit (B): Bit 31 is ignored during access-register translation. Bit 31 is further described in "Subspace-Group ASN-Second-Table Entries" on page 5-57.

Authorization Index (AX): Bits 32-47 are not used in access-register translation.

Authority-Table Length (ATL): Bits 48-59 specify the length of the authority table in units of four bytes, thus making the authority table variable in multiples of 16 entries. The length of the authority table, in units of four bytes, is one more than the ATL value. The contents of the ATL field are used to establish whether the entry designated by a particular EAX is within the authority table. An extended-authority exception is recognized if the entry is not within the table.

Address-Space-Control Element (ASCE): Bits 64-127 are an eight-byte address-space-control element (ASCE) that may be a segment-table designation (STD), a region-table designation (RTD), or a real-space designation (RSD). (The term "region-table designation" is used to mean a region-first-table designation, region-second-table designation, or region-third-table designation.) The ASCE field is obtained as the result of access-register translation and is used by DAT to translate the logical address for the storageoperand reference being made. Bit 121, the space-switch-event control, is not used in or as a result of access-register translation. The other fields in the ASCE (RTO, STO, RSTKO, G, P, S, R, DT, and TL) are described in "Control Register 1" on page 3-29.

Access-List Designation (ALD): When this ASTE is designated by the primary-ASTE origin in control register 5, bits 128-159 are the primary-space access-list designation (PSALD). See the description of the access-list designation in "Dispatchable-Unit Control Table and Access-List Designations" on page 5-45. During access-register translation when the primary-list bit, bit 7, in the ALET being translated is one, the PSALD is the effective access-list designation.

ASN-Second-Table-Entry Sequence Number (ASTESN): Bits 160-191 are used to control revocation of the accessing capability represented

by access-list entries that designate the ASTE. During access-register translation, bits 160-191 are compared against the ASTESN in the access-list entry, and inequality causes an ASTE-sequence exception to be recognized. It is intended that the control program change the value of bits 160-191 when the authorization policies for the address space specified by the ASTE change or when the ASTE is reassigned to specify another address space.

Linkage-Table Designation (LTD): Bits 192-223 are not used in access-register translation.

Bits 224-255 in the ASTE are available for use by programming.

Programming Note: All unused fields in the ASTE, including the unused fields in bytes 0-31 and all of bytes 32-63, should be set to zeros. These fields are reserved for future extensions, and programs which place nonzero values in these fields may not operate compatibly on future machines.

Access-Register-Translation Process

This section describes the access-register-translation process as it is performed during a storage-operand reference in the access-register mode. LOAD REAL ADDRESS and STORE REAL ADDRESS when PSW bits 16 and 17 are 01 binary, TEST ACCESS in any translation mode, and TEST PROTECTION in the access-register mode, perform access-register translation the same as described here, except that, for LOAD REAL ADDRESS, TEST ACCESS, and TEST PROTECTION, the following exceptions cause a setting of the condition code instead of being treated as program-interruption conditions:

- ALET specification
- · ALEN translation
- · ALE sequence
- ASTE validity
- ASTE sequence
- Extended authority

BRANCH IN SUBSPACE GROUP performs access-register translation as described in "BRANCH IN SUBSPACE GROUP" on page 10-13.

Access-register translation operates on the access register designated in a storage-operand reference in order to obtain an address-space-control element for use by DAT. When one of access-registers 1-15 is designated, the access-list-entry token (ALET) that is in the access register is used to obtain the address-space-control element. When access register 0 is designated, an ALET having the value 00000000 hex is used, except that TEST ACCESS uses the actual contents of access register 0.

When the ALET is 00000000 or 00000001 hex, the primary or secondary address-space-control element, respectively, is obtained.

When the ALET is other than 00000000 or 00000001 hex, the leftmost seven bits of the ALET are checked for zeros, the primary-list bit in the ALET and the contents of control register 2 or 5 are used to obtain the effective access-list designation, and the access-list entry number (ALEN) in the ALET is used to select an entry in the effective access list.

The access-list entry is checked for validity and for containing the correct access-list-entry sequence number (ALESN).

The ASN-second-table entry (ASTE) addressed by the access-list entry is checked for validity and for containing the correct ASN-second-table-entry sequence number (ASTESN).

Whether the program is authorized to use the access-list entry is determined through the use of

one or more of: (1) the private bit and access-listentry authorization index (ALEAX) in the accesslist entry, (2) the extended authorization index (EAX) in control register 8, and (3) an entry in the authority table addressed by the ASN-second-table entry.


If a store-type reference is to be performed, the fetch-only bit in the access-list entry is checked for being zero.

When no exceptions are recognized, the addressspace-control element in the ASN-second-table entry is obtained.

In order to avoid the delay associated with references to real or absolute storage, the information fetched from real or absolute storage normally is also placed in a special buffer, the ART-lookaside buffer (ALB), and subsequent translations involving the same information may be performed by using the contents of the ALB. The operation of the ALB is described in "ART-Lookaside Buffer" on page 5-53.

Whenever access to real or absolute storage is made during access-register translation for the purpose of fetching an entry from an access-list-designation source, access list, ASN second table, or authority table, key-controlled protection does not apply.

The principal features of access-register translation, including the effect of the ALB, are shown in Figure 5-10 on page 5-50.



Explanation:

- The appropriate ALD is obtained:
- When P in the ALET is zero (and the ALET is not zero or one), the DUALD in the DUCT is obtained. When $\ensuremath{\mathsf{P}}$ in the ALET is one, the PSALD in the primary ASTE is obtained.
- Information, which may include the ALD-source origin, ALET, ALO, and EAX, is used to search the ALB. This information, along with information from the ALE, ASTE, and ATE, may be placed in the ALB.
- The appropriate ASCE is obtained:
- 3 When the ALET is zero, the PASCE in CR ${\bf 1}$ is obtained.
 - When the ALET is one, the SASCE in CR 7 is obtained.
 - When the ALET is larger than one:
 - If a match exists, the ASCE from the ALB is used.
 - If no match exists, tables from real or absolute storage are fetched. The resulting ASCE from the ASTE is obtained, and entries may be formed in the ALB.

Figure 5-10. Access-Register Translation

Selecting the Access-List-Entry Token

When one of access registers 1-15 is designated, or for the access register designated by the R1 field of TEST ACCESS, access-register translation uses the access-list-entry token (ALET) that is in the access register. When access register 0 is designated, except for TEST ACCESS, an ALET having the value 00000000 hex is used, and the contents of access register 0 are not examined.

Obtaining the Primary or Secondary **Address-Space-Control Element**

When the ALET being translated is 00000000 hex, the primary address-space-control element in control register 1 is obtained. When the ALET is 0000001 hex, the secondary address-spacecontrol element in control register 7 is obtained. In each of these two cases, access-register translation is completed.

Checking the First Byte of the ALET

When the ALET being translated is other than 00000000 or 00000001 hex, bits 0-6 of the ALET are checked for being all zeros. If bits 0-6 are not all zeros, an ALET-specification exception is recognized, and the operation is suppressed.

Obtaining the Effective Access-List Designation

The primary-list bit, bit 7, in the ALET is used to perform a lookup to obtain the effective access-list designation. When bit 7 is zero, the effective ALD is the dispatchable-unit ALD located in bytes 16-19 of the dispatchable-unit control table (DUCT). When bit 7 is one, the effective ALD is the primary-space ALD located in bytes 16-19 of the primary ASN-second-table entry (primary ASTE).

When bit 7 is zero, the 31-bit real address of the dispatchable-unit ALD is obtained by appending six zeros on the right to the DUCT origin, bits 33-57 of control register 2, and adding 16. The addition cannot cause a carry into bit position 0.

When bit 7 is one, the 31-bit real address of the primary-space ALD is obtained by appending six zeros on the right to the primary-ASTE origin, bits 33-57 of control register 5, and adding 16. The addition cannot cause a carry into bit position 0.

The obtained 31-bit real address is used to fetch the effective ALD-either the dispatchable-unit ALD or the primary-space ALD, depending on bit 7 of the ALET. The fetch of the effective ALD appears to be word concurrent, as observed by other CPUs, and is not subject to protection. When the storage address that is generated for fetching the effective ALD refers to a location which is not available in the configuration, an addressing exception is recognized, and the operation is suppressed. When the primary-space ALD is fetched, bit 0, the ASX-invalid bit, in the primary ASTE is ignored.

Access-List Lookup

A lookup in the effective access list is performed. The effective access list is the dispatchable-unit access list if bit 7 of the ALET is zero, or it is the primary-space access list if bit 7 is one. The effective access list is treated unpredictably as being in either real or absolute storage.

The access-list-entry-number (ALEN) portion of the ALET is used to select an entry in the effective access list. The 31-bit real or absolute address of the access-list entry is obtained by appending seven zeros on the right to bits 1-24 of the effective ALD and adding the ALEN, with four rightmost and 11 leftmost zeros appended. When a carry into bit position 0 occurs during the addition, an addressing exception may be recognized, or the carry may be ignored, causing the access list to wrap from 231 - 1 to 0. The 31-bit address is formed and used regardless of whether the current PSW specifies the 24-bit, 31-bit, or 64-bit addressing mode.

As part of the access-list-lookup process, the leftmost 13 bits of the ALEN are compared against the effective access-list length, bits 25-31 of the effective ALD, to establish whether the addressed entry is within the access list. For this comparison, the access-list length is extended with six leftmost zeros. If the value formed from the access-list length is less than the value in the 13 leftmost bits of the ALEN, an ALEN-translation exception is recognized, and the operation is nullified.

The 16-byte access-list entry is fetched by using the real or absolute address. The fetch of the entry appears to be word concurrent as observed by other CPUs, with the leftmost word fetched first. The order in which the remaining three

words are fetched is unpredictable. The fetch access is not subject to protection. When the storage address that is generated for fetching the access-list entry refers to a location which is not available in the configuration, an addressing exception is recognized, and the operation is suppressed.

Bit 0 of the access-list entry indicates whether the access-list entry specifies an address space by designating an ASN-second-table entry. This bit is inspected, and, if it is one, an ALEN-translation exception is recognized, and the operation is nullified.

When bit 0 is zero, the access-list-entry sequence number (ALESN) in bit positions 8-15 of the access-list entry is compared against the ALESN in the ALET to determine whether the ALET designates the conceptually correct access-list entry. Inequality causes an ALE-sequence exception to be recognized and the operation to be nullified.

Locating the ASN-Second-Table Entry

The ASN-second-table-entry (ASTE) origin in the access-list entry is used to locate the ASTE. Bits 65-89 of the access-list entry, with six zeros appended on the right, form the 31-bit real address of the ASTE.

The 64-byte ASTE is fetched by using the real address. The fetch of the entry appears to be word concurrent as observed by other CPUs, with the leftmost word fetched first. The order in which the remaining words are fetched is unpredictable. The fetch access is not subject to protection. When the storage address that is generated for fetching the ASTE refers to a location which is not available in the configuration, an addressing exception is recognized, and the operation is suppressed.

Bit 0 of the ASTE indicates whether the ASTE specifies an address space. This bit is inspected, and, if it is one, an ASTE-validity exception is recognized, and the operation is nullified.

When bit 0 is zero, the ASTE sequence number (ASTESN) in bit positions 160-191 of the ASTE is compared against the ASTESN in bit positions 96-127 of the access-list entry to determine whether the addressing capability represented by the access-list entry has been revoked. Inequality causes an ASTE-sequence exception to be recognized and the operation to be nullified.

Authorizing the Use of the Access-List

The private bit, bit 7, in the access-list entry is used to determine whether the program is authorized to use the access-list entry. The access-listentry authorization index (ALEAX) in bit positions 16-31 of the access-list entry, the extended authorization index (EAX) in bit positions 32-47 of control register 8, and the authority table designated by the ASTE may also be used.

When the private bit is zero, the program is authorized, and the authorization step of accessregister translation is completed.

When the private bit is one but the ALEAX is equal to the EAX, the program is authorized, and the authorization step of access-register translation is completed.

When the private bit is one and the ALEAX is not equal to the EAX, a process called the extendedauthorization process is performed. Extended authorization uses the EAX to select an entry in the authority table designated by the ASTE, and it tests the secondary-authority bit in the selected entry for being one. The program is authorized if the tested bit is one.

Extended authorization is the same as the secondary-ASN-authorization process described in "ASN Authorization" on page 3-23, except as follows:

- · The authority-table origin is treated as a real or absolute address instead of as a real address.
- The EAX in control register 8 is used instead of the authorization index (AX) in control register 4.
- When the value in bit positions 0-11 of the EAX is greater than the authority-table length (ATL) in the ASTE, an extended-authority exception is recognized instead of a secondary-authority exception. The operation is nullified if the extended-authority exception is recognized.

When the private bit is one, the ALEAX is not equal to the EAX, and the secondary bit in the authority-table entry selected by the EAX is not one, an extended-authority exception is recognized, and the operation is nullified.

Checking for Access-List-Controlled Protection

If a store-type reference is to be performed and the fetch-only bit, bit 6, in the access-list entry is one, a protection exception is recognized, and the operation is suppressed.

Obtaining the Address-Space-Control **Element from the ASN-Second-Table Entry**

When the ALET being translated is other than 00000000 or 00000001 hex and no exception is recognized in the steps described above, accessregister translation obtains the address-spacecontrol element from bit positions 64-127 of the ASTE.

Recognition of Exceptions during **Access-Register Translation**

The exceptions which can be encountered during the access-register-translation process and their priority are shown in the section "Access Exceptions" in Chapter 6, "Interruptions."

Programming Note: When updating an accesslist entry or ASN-second-table entry, the program should change the entry from invalid to valid (set bit 0 of the entry to zero) as the last step of the This ensures, because the leftmost word is fetched first, that words of a partially updated entry will not be fetched.

ART-Lookaside Buffer

To enhance performance, the access-registertranslation (ART) mechanism normally is implemented such that access-list designations and information specified in access lists, ASN second tables, and authority tables are maintained in a special buffer, referred to as the ART-lookaside buffer (ALB). Access-list designations, access-list entries, ASN-second-table entries, and authoritytable entries are collectively referred to as ART-table entries. The CPU necessarily refers to an ART-table entry in real or absolute storage only for the initial access to that entry. The information

in the entry may be placed in the ALB, and subsequent ART operations may be performed using the information in the ALB. The presence of the ALB affects the ART process to the extent that (1) a modification of an ART-table entry in real or absolute storage does not necessarily have an immediate effect, if any, on the translation, (2) the comparison against the access-list length in an access-list designation that is in storage and used in a translation may be omitted if an ALB accesslist entry is used, and (3) the comparison against the authority-table length in an ASN-second-table entry that is in storage and used in a translation may be omitted if an ALB authority-table entry is used. In a multiple-CPU configuration, each CPU has its own ALB.

Entries within the ALB are not explicitly addressable by the program.

Information is not necessarily retained in the ALB under all conditions for which such retention is Furthermore, information in the ALB may be cleared under conditions additional to those for which clearing is mandatory.

ALB Structure

The description of the logical structure of the ALB covers the implementation by all systems operating as defined by z/Architecture. entries are considered as being of four types: ALB access-list designations (ALB ALDs), ALB access-list entries (ALB ALEs), ASN-second-table entries (ALB ASTEs), and ALB authority-table entries (ALB ATEs). An ALB entry is considered as containing within it both the information obtained from the ART-table entry in real or absolute storage and the attributes used to fetch the ART-table entry from real or absolute storage. There is not an indication in an ALB ALD of whether the ALD-source origin used to select the ALD in real storage was the dispatchable-unitcontrol-table origin or the primary-ASTE origin.

Note: The following sections describe the conditions under which information may be placed in the ALB, the conditions under which information from the ALB may be used for access-register translation, and how changes to the tables affect the ART process.

Formation of ALB Entries

The formation of ALB entries and the effect of any manipulation of the contents of an ART-table entry in real or absolute storage by the program depend on whether the entry is attached to a particular CPU and on whether the entry is valid.

The attached state of an ART-table entry denotes that the CPU to which the entry is attached can attempt to use the entry for access-register translation. The ART-table entry may be attached to more than one CPU at a time.

An access-list entry or ASN-second-table entry is valid when the invalid bit associated with the entry is zero. Access-list designations and authoritytable entries have no invalid bit and are always valid. The primary-space access-list designation is valid regardless of the value of the invalid bit in the primary ASTE.

An ART-table entry may be placed in the ALB whenever the entry is attached and valid.

An access-list designation is attached to a CPU when the designation is within the dispatchableunit control table designated by the dispatchableunit-control-table origin in control register 2 or is within the primary ASTE designated by the primary-ASTE origin in control register 5.

An access-list entry is attached to a CPU when the entry is within the access list specified by either an attached access-list designation (ALD) or a usable ALB ALD. A usable ALB ALD is explained in the next section.

An ASN-second-table entry is attached to a CPU when it is designated by the ASTE origin in either an attached and valid access-list entry (ALE) or a usable ALB ALE. A usable ALB ALE is explained in the next section.

An authority-table entry is attached to a CPU when it is within the authority table designated by either an attached and valid ASN-second-table entry (ASTE) or a usable ALB ASTE. A usable ALB ASTE is explained in the next section.

Use of ALB Entries

The usable state of an ALB entry denotes that the CPU can attempt to use the ALB entry for accessregister translation. A usable ALB entry attaches the next-lower-level table, if any, and may be usable for a particular instance of access-register translation.

An ALB ALD is in the usable state when the ALDSO field in the ALB ALD matches the current dispatchable-unit-control-table origin or the current primary-ASTE origin.

An ALB ALD may be used for a particular instance of access-register translation when either of the following conditions is met:

- 1. The primary-list bit in the ALET to be translated is zero, and the ALDSO field in the ALB ALD matches the current dispatchable-unitcontrol-table origin.
- 2. The primary-list bit in the ALET to be translated is one, and the ALDSO field in the ALB ALD matches the current primary-ASTE origin.

An ALB ALE is in the usable state when the ALO field in the ALB ALE matches the ALO field in an attached ALD or a usable ALB ALD.

An ALB ALE may be used for a particular instance of access-register translation when all of the following conditions are met:

- 1. The ALET to be translated has a value larger than 1. (If the ALET is 0 or 1, the contents of CR 1 or CR 7 are used.)
- 2. The ALO field in the ALB ALE matches the ALO field in the ALD or ALB ALD being used in the translation.
- 3. The ALEN field in the ALB ALE matches the ALEN field in the ALET to be translated.

An ALB ASTE is in the usable state when the ASTEO field in the ALB ASTE matches the ASTEO field in an attached and valid ALE or a usable ALB ALE.

An ALB ASTE may be used for a particular instance of access-register translation when the ASTEO field in the ALB ASTE matches the ASTEO field in the ALE or ALB ALE being used in the translation.

An ALB ATE may be used for a particular instance of access-register translation when both of the following conditions are met:

- 1. The ATO field in the ALB ATE matches the ATO field in the ASTE or ALB ASTE being used in the translation.
- 2. The EAX field in the ALB ATE matches the current EAX.

Modification of ART Tables

When an attached but invalid ART-table entry is made valid, or when an unattached but valid ART-table entry is made attached, and no entry formed from the ART-table entry is already in the ALB, the change takes effect no later than the end of the current instruction.

When an attached and valid ART-table entry is changed, and when, before the ALB is cleared of copies of that entry, an attempt is made to perform ART requiring that entry, unpredictable results may occur, to the following extent. The use of the new value may begin between instructions or during the execution of an instruction, including the instruction that caused the change. Moreover, until the ALB is cleared of copies of the entry, the ALB may contain both the old and the new values, and it is unpredictable whether the old or new value is selected for a particular ART operation. If the old and new values are used as representations of effective space designations, failure to recognize that the effective space designations are the same may occur, with the result that operand overlap may not be recognized. Effective space designations and operand overlap are discussed in "Interlocks within a Single Instruction" on page 5-80.

When LOAD ACCESS MULTIPLE or LOAD CONTROL changes the parameters associated with ART, the values of these parameters at the start of the operation are in effect for the duration of the operation.

All entries are cleared from the ALB by the execution of PURGE ALB, a COMPARE AND SWAP AND PURGE instruction that purges the ALB, and SET PREFIX, and by CPU reset.

Subspace Groups

The subspace-group facility includes the BRANCH IN SUBSPACE GROUP instruction, allocations of fields in the address-space-control element. dispatchable-unit control table. and ASN-second-table entry, subspaceand replacement operations of the PROGRAM CALL, PROGRAM RETURN, PROGRAM TRANSFER, SET SECONDARY ASN, and LOAD ADDRESS SPACE PARAMETERS instructions. BRANCH IN SUBSPACE GROUP is introduced in "Subroutine Linkage without the Linkage Stack" on page 5-10 and described in detail in "BRANCH IN SUB-SPACE GROUP" on page 10-13.

Subspace-Group Tables

This section describes the use of the dispatchable-unit control table and ASN-second-table entry by the subspace-group facility.

Subspace-Group Dispatchable-Unit Control Table

The dispatchable-unit control table has the following format:

	Hex	Dec							
	0	0	BASTE0						
	4	4	S A	SS	SAS	STE0			
	8	8							
	С	12	SSASTESN						
	10	16	DUALD						
	14	20		SW-Key Mask		PSW Key	R A		Р
•	18	24							
•	1C	28	//	//////	///	////	///	///	//

In the 24-Bit or 31-Bit Addressing Mode

20	32		
24	36	B A	Bits 33-63 of Return Address

In the 64-Bit Addressing Mode

20	32	Bits 0-31 of Return Address
24	36	Bits 33-63 of Return Address

28	40		
	40		
2C	44	Trap-Control- Block Address	Ε
30	48	/	
3C	60		

The fields in the dispatchable-unit control table that are used by the subspace-group facility are allocated as follows:

Base-ASTE Origin (BASTEO): Bits 1-25 of bytes 0-3, with six zeros appended on the right, form a 31-bit real address that designates the beginning of the ASN-second-table entry that specifies the base space of a subspace group associated with the dispatchable unit. A comparison of bits 1-25 of bytes 0-3 to the primary-ASTE origin (PASTEO) in bit positions 33-57 of control register 5 is made by BRANCH IN SUBSPACE GROUP to determine whether the current primary address space is in the subspace group for the current dispatchable unit. For this comparison, either bits 1-25 may be compared to the PASTEO or the entire contents of bytes 0-3 may be compared to the contents of bit positions 33-63 of control register 5. A comparison of bits 1-25 of bytes 0-3 to the destination-ASTE origin (DASTEO) obtained from an access-list entry by access-register translation of an ALET other than ALETs 0 and 1 is made by BRANCH IN SUB-SPACE GROUP to determine if the destination ASTE is the base-space ASTE. For this comparison, either bits 1-25 may be compared to the DASTEO or the entire contents of bytes 0-3 may be compared to the DASTEO with one leftmost and six rightmost zeros appended. A comparison of bits 1-25 of bytes 0-3 to an ASTE origin (ASTEO) obtained by ASN translation may be made by PROGRAM CALL, PROGRAM RETURN, PROGRAM TRANSFER, SET SECONDARY ASN, and LOAD ADDRESS SPACE PARAMETERS. For this comparison, either bits 1-25 may be compared to the ASTEO or the entire contents of bytes 0-3 may be compared to the ASTEO with one leftmost and six rightmost zeros appended. When BRANCH IN SUBSPACE GROUP uses ALET 0, bits 1-25 of bytes 0-3, with six zeros appended on the right, designate the destination ASTE.

Subspace-Active Bit (SA): Bit 0 of bytes 4-7 indicates, when one, that the last BRANCH IN SUBSPACE GROUP instruction executed for the dispatchable unit transferred control to a subspace of the subspace group associated with the dispatchable unit. Bit 0 being zero indicates any one of the following: the last BRANCH IN SUB-SPACE GROUP instruction executed for the dispatchable unit transferred control to the base space of the subspace group, BRANCH IN SUB-SPACE GROUP has not yet been executed for the dispatchable unit, or the dispatchable unit is not associated with a subspace group. BRANCH IN SUBSPACE GROUP sets bit 0 of bytes 4-7 to one when it transfers control to a subspace of the subspace group associated with the dispatchable unit, and it sets bit 0 to zero when it transfers control to the base space of the subspace group.

Subspace-ASTE Origin (SSASTEO): Bits 1-25 of bytes 4-7, with six zeros appended on the right, form a 31-bit real address that designates the beginning of the ASN-second-table entry that specifies the subspace last given control by a BRANCH IN SUBSPACE GROUP instruction executed for the dispatchable unit. When BRANCH IN SUBSPACE GROUP transfers control to a subspace by means of an ALET other than ALET 1, it places the ASTEO for the subspace (the destination ASTEO) in bit positions 1-25 of bytes 4-7, places zeros in bit positions 26-31 of bytes 4-7, and sets the subspace-active bit, bit 0 of bytes When BRANCH IN SUBSPACE 4-7, to one. GROUP uses ALET 1 to transfer control to a subspace, bits 1-25 of bytes 4-7, with six zeros appended on the right, designate the destination ASTE, and BRANCH IN SUBSPACE GROUP sets the subspace-active bit to one and either sets bits 26-31 of bytes 4-7 to zeros or leaves those bits unchanged. However, if bits 1-25 are all zeros, a special-operation exception is recognized. When BRANCH IN SUBSPACE GROUP transfers control to the base space of the subspace group, it sets the subspace-active bit to zero, and bits 1-31 of bytes 4-7 remain unchanged. Bits 1-25 of bytes 4-7 may be used by PROGRAM CALL,

PROGRAM RETURN, PROGRAM TRANSFER, SET SECONDARY ASN, and LOAD ADDRESS SPACE PARAMETERS to set bits 0-55 and 57-63 of the primary ASCE in control register 1 or the secondary ASCE in control register 7 from the same bits of the ASCE in the subspace ASTE.


Subspace-ASTE Sequence Number (SSASTESN): Bytes 12-15 may be used to revoke the linkage capability represented by the SSASTEO, bits 1-25 of bytes 4-7, in the DUCT. When BRANCH IN SUBSPACE GROUP transfers control to a subspace by means of an ALET other than ALET 1, it obtains the ASTESN in the subspace ASTE and places it in bytes 12-15. When BRANCH IN SUBSPACE GROUP uses ALET 1 to transfer control to a subspace, it compares bytes 12-15 to the ASTESN in the subspace ASTE, and it recognizes an ASTE-sequence exception if they are unequal. When the SSASTEO is used by PROGRAM CALL. PROGRAM RETURN. PROGRAM TRANSFER, SET SECONDARY ASN, and LOAD ADDRESS SPACE PARAMETERS to set bits 0-55 and 57-63 of the primary ASCE in control register 1 or the secondary ASCE in control register 7 from the same bits of the ASCE in the subspace ASTE, those instructions first compare bytes 12-15 to the ASTESN in the subspace ASTE, and thev recognize ASTE-sequence exception if the two fields are unequal.

Bytes 16-19 are described in "Dispatchable-Unit Control Table and Access-List Designations" on page 5-45. Bytes 20-23 are described in "BRANCH AND SET AUTHORITY" on page 10-6. Bytes 32-39 and 44-47 are described in "TRAP" on page 10-116. Bytes 24-27, 40-43, and 48-63 are reserved for possible future extensions and should contain all zeros. Bytes 28-31 are available for use by programming.

Subspace-Group ASN-Second-Table Entries

The 64-byte ASN-second-table entries have the following format:





For BRANCH IN SUBSPACE GROUP, the fields in bytes 0-31 of the ASTE are allocated as follows:

ASX-Invalid Bit (I): Bit 0 controls whether the address space associated with the ASTE is available. When bit 0 is zero during access-register translation of ALET 1 or an ALET other than 0 and 1 for BRANCH IN SUBSPACE GROUP, the translation proceeds. When the bit is one, an ASTE-validity exception is recognized. The bit is ignored during access-register translation of ALET

0. When the ASTE is designated by a subspace-ASTE origin (SSASTEO) in a dispatchable-unit control table, bit 0 is also used as described in the definition of bits 160-191 (ASTESN).

Authority-Table Origin (ATO): Bits 1-29 are not used by BRANCH IN SUBSPACE GROUP.

Base-Space Bit (B): Bit 31 specifies, when one, that the address space associated with the ASTE is the base space of a subspace group. When BRANCH IN SUBSPACE GROUP uses an ALET other than ALETs 0 and 1 to locate a destination ASTE, it recognizes a special-operation exception if the destination-ASTE origin does not equal the base-ASTE origin in the dispatchable-unit control table and bit 31 is one in the destination ASTE.

Authorization Index (AX): Bits 32-47 are not used by BRANCH IN SUBSPACE GROUP.

Authority-Table Length (ATL): Bits 48-59 are not used by BRANCH IN SUBSPACE GROUP.

Address-Space-Control Element (ASCE): Bits 64-127 are an eight-byte address-space-control element (ASCE) that may be a segment-table designation (STD), a region-table designation (RTD), or a real-space designation (RSD). (The term "region-table designation" is used to mean a region-first-table designation, region-second-table designation, or region-third-table designation.) The ASCE field is obtained as the result of access-register translation done for BRANCH IN SUBSPACE GROUP. When BRANCH IN SUB-SPACE GROUP uses an ALET other than ALETs 0 and 1 to locate a destination ASTE, it recognizes a special-operation exception if the destination-ASTE origin does not equal the base-ASTE origin in the dispatchable-unit control table and the subspace-group-control bit, bit 118 (G), in the destination ASTE is zero. When BRANCH IN SUBSPACE GROUP transfers control to the base space of a subspace group associated with the current dispatchable unit, it places bits 64-127 in control register 1; otherwise, when BRANCH IN SUBSPACE GROUP transfers control to a subspace of the subspace group, it places bits 65-119 and 121-127 in bit positions 0-55 and 57-63, respectively, of control register 1. Bits 64-127 are used after ASN translation by PROGRAM CALL. PROGRAM RETURN.

PROGRAM TRANSFER, SET SECONDARY ASN, and LOAD ADDRESS SPACE PARAMETERS as described in "ASN-Second-Table Entries" on page 3-19.

Linkage-Table Designation (LTD): Bits 192-223 are not used by BRANCH IN SUBSPACE GROUP.

Access-List Designation (ALD): When this ASTE is designated by the primary-ASTE origin in control register 5, bits 128-159 are the primary-space access-list designation (PSALD). During access-register translation when the primary-list bit, bit 7, in the ALET being translated is one, the PSALD is the effective access-list designation.

ASN-Second-Table-Entry Sequence Number (ASTESN): Bits 160-191 are used to control revocation of the accessing capability represented by access-list entries that designate the ASTE. During access-register translation, bits 160-191 are compared against the ASTESN in the access-list entry, and inequality causes an ASTE-sequence exception to be recognized.

Bits 224-255 in the ASTE are available for use by programming. When the ASTE is designated by a subspace-ASTE origin (SSASTEO) dispatchable-unit control table, bits 160-191 are also used to control revocation of the linkage capability represented by that SSASTEO. When BRANCH IN SUBSPACE GROUP uses ALET 1 to transfer control to the subspace specified by the SSASTEO. when **PROGRAM** or CALL. PROGRAM RETURN, PROGRAM TRANSFER, SET SECONDARY ASN, or LOAD ADDRESS SPACE PARAMETERS uses the SSASTEO to set bits 0-55 and 57-63 of the primary ASCE in control register 1 or the secondary ASCE in control register 7 from the same bits of the ASCE in the subspace ASTE, those instructions first test bit 0 of the subspace ASTE for being zero and recognize an ASTE-validity exception if it is not, and they then compare bits 160-191 to the subspace-ASTE sequence number (SSASTESN) in the dispatchable-unit control table and recognize an ASTE-sequence exception if there is an However, when either of the two inequality. named exception conditions exists for LOAD ADDRESS SPACE PARAMETERS, the instruction sets condition code 1 or 2 instead of recognizing the exception.

Programming Note: All unused fields in the ASTE, including the unused fields in bytes 0-31 and all of bytes 32-63, should be set to zeros. These fields are reserved for future extensions, and programs which place nonzero values in these fields may not operate compatibly on future machines.

Subspace-Replacement Operations

The subspace-group facility includes subspace-replacement operations of PROGRAM CALL, PROGRAM TRANSFER, PROGRAM RETURN, SET SECONDARY ASN, and LOAD ADDRESS SPACE PARAMETERS. The operations apply when the dispatchable unit for which any of the five named instructions is executed is in a state called subspace active. A dispatchable unit is subspace active if it has used BRANCH IN SUB-SPACE GROUP to transfer control to a subspace of its subspace group and has not subsequently used BRANCH IN SUBSPACE GROUP to return control to the base space of the group.

The definitions of the subspace-replacement operations are included in the definitions of the five named instructions in Chapter 10, "Control Instructions." The operations are described in a general way as follows. Whenever an address space is established as the primary or secondary address space as a result of ASN translation, then, if that address space is in a subspace group, as indicated by the subspace-group-control bit, bit 54 (G), being one in the address-space-control element (ASCE) for the address space (the new PASCE in control register 1 or SASCE in control register 7), and if the dispatchable unit is subspace-active, as indicated by the subspaceactive bit, bit 0 (SA) of word 1, in the dispatchable-unit control table (DUCT) being one, the ASN-second-table-entry (ASTE) origin (ASTEO) for the address space, which was obtained by ASN translation, is compared to the base-ASTE origin (BASTEO), bits 1-25 of word 0, in the DUCT. If that ASTEO and the BASTEO are equal, the following occurs. An ASTE-validity exception is recognized if bit 0 in the ASTE for the last subspace entered by the dispatchable unit, which ASTE is designated by the subspace-ASTE

origin (SSASTEO) in the DUCT, is one. An ASTE-sequence exception is recognized if the ASTE-sequence number (ASTESN) in word 5 of the subspace ASTE does not equal the subspace ASTESN (SSASTESN) in word 3 of the DUCT. However, LOAD ADDRESS SPACE PARAMETERS sets a nonzero condition code instead of recognizing the ASTE-validity or ASTE-sequence exception. If no exception exists, bits 0-55 and 57-63 of the ASCE for the address space (the PASCE in control register 7) are replaced by the same bits of the ASCE in word 2 of the subspace ASTE.

If an addressing exception is recognized when attempting to access the DUCT or subspace ASTE, the instruction execution is suppressed. If an ASTE-validity or ASTE-sequence exception is recognized, the instruction execution is nullified. Such nullification or suppression causes all control register contents to remain unchanged from what they were at the beginning of the instruction execution.

Key-controlled protection does not apply to any accesses to the DUCT or subspace ASTE.

For comparing the ASTEO obtained by ASN translation to the BASTEO, either the ASTEO may be compared to the BASTEO or the ASTEO, with one leftmost and six rightmost zeros appended, may be compared to the entire contents of word 0 of the DUCT.

When the SSASTEO in the DUCT is used to access the subspace ASTE, no check is made for whether the SSASTEO is all zeros.

The references to the DUCT and subspace ASTE are single-access references and appear to be word concurrent as observed by other CPUs. The words of the DUCT are accessed in no particular order. The words of the subspace ASTE are accessed in no particular order except that word 0 is accessed first.

The exceptions that can be recognized during a subspace-replacement operation are referred to collectively as the subspace-replacement exceptions and are listed in priority order in "Subspace-Replacement Exceptions" on page 6-45.

Linkage-Stack Introduction

Many of the functions related to the linkage stack are described in this section and in "Linkage-Stack Operations" on page 5-65. Additionally, tracing of the stacking PROGRAM CALL instruction and of the PROGRAM RETURN instruction is described in Chapter 5, "Program Execution"; interruptions in Chapter 6, "Interruptions"; and the instructions are described in Chapter 10, "Control Instructions."

Summary

These major functions are provided:

- 1. A table-based subroutine-linkage mechanism that provides PSW and control-register status changing and which saves and restores this status and the contents of general registers and access registers through the use of an entry in a linkage stack.
- 2. A branch-type linkage mechanism that uses the linkage stack.
- 3. Instructions for placing an additional two words of status in the current linkage-stack entry and for retrieving all of the status and the general-register and access-register contents that are in the entry.
- 4. An instruction for determining whether a program is authorized to use a particular access-list-entry token.
- 5. Aids for program-problem analysis.

In addition, control and authority mechanisms are incorporated to control these functions.

It is intended that a separate linkage stack be associated with and used by each dispatchable unit. The linkage stack for a dispatchable unit resides in the home address space of the dispatchable unit.

It is intended that a dispatchable unit's linkage stack be protected from the dispatchable unit by means of key-controlled protection. Key-controlled protection does not apply to the linkage-stack instructions that place information in or retrieve information from the linkage stack.

The linkage-stack functions are for use by programs considered to be semiprivileged, that is, programs which are executed in the problem state but which are authorized to use additional func-

tions. With these authorization controls, a nonhierarchical organization of programs may be established, with each program in a sequence of calling and called programs having a degree of authority that is arbitrarily different from those of programs before or after it in the sequence. The range of functions available to each program, and the ability to transfer control from one program to another, are prescribed in tables that are managed by the control program.

The linkage-stack instructions, which are semiprivileged, are described in Chapter 10, "Control Instructions." They are:

- BRANCH AND STACK
- EXTRACT STACKED REGISTERS
- EXTRACT STACKED STATE
- MODIFY STACKED STATE
- PROGRAM RETURN
- TEST ACCESS

In addition, the PROGRAM CALL instruction optionally forms an entry in the linkage stack. A PROGRAM CALL instruction that operates on the linkage stack is called stacking PROGRAM CALL. Recognition of PROGRAM CALL as stacking PROGRAM CALL is under the control of a bit in the entry-table entry.

Linkage-Stack Functions

Transferring Program Control

The use of the linkage stack permits programs operating at arbitrarily different levels of authority to be linked directly without the intervention of the control program. The degree of authority of each program in a sequence of calling and called programs may be arbitrarily different, thus allowing a nonhierarchical organization of programs to be established. Modular authorization control can be obtained principally by associating an extended authorization index with each program module. This allows program modules with different authorities to coexist in the same address space. On the other hand, the extended authorization index in effect during the execution of a called program module can be the one that is associated with the calling program module, thus allowing the called module to be executed with different authorities on behalf of different dispatchable units. concerning the PSW-key mask and the secondary ASN are other means of associating different authorities with different programs or with the

same called program. The authority of each program is prescribed in tables that are managed by the control program. By setting up the tables so that the same program can be called by means of different PC numbers, the program can be assigned different authorities depending on which PC number is used to call it. The tables also allow control over which PC numbers can be used by a program to call other programs.

The stacking PROGRAM CALL and PROGRAM RETURN linkage operations can link programs residing in different address spaces and having different levels of authority. The execution state and the contents of the general registers and access registers are saved during the execution of stacking PROGRAM CALL and are partially restored during the execution of PROGRAM RETURN. A linkage stack provides an efficient means of saving and restoring both the execution state and the contents of registers during linkage operations.

During the execution of a PROGRAM CALL instruction, the PC-number-translation process is performed to locate a 32-byte entry-table entry. When the PC-type bit in the entry-table entry is one, the stacking PROGRAM CALL operation is specified; otherwise, the basic PROGRAM CALL operation is specified.

In addition to the information applying to both basic PROGRAM CALL and stacking PROGRAM CALL (described in "PC-Number Translation" on page 5-29 and consisting of an authorization key mask and specifications of the new ASN, addressing mode, instruction address, problem state, PSW-key mask, primary-ASTE address, and entry parameter), the entry-table entry contains information that specifies options concerning the address-space control and PSW key in the PSW, and the PSW-key mask, extended authorization index, and secondary ASN in the control registers.

During the stacking PROGRAM CALL operation and by means of the additional information in the entry-table entry, the address-space control in the PSW can be set to specify either the primaryspace mode or the access-register mode. The PSW key can be either left unchanged or replaced from the entry-table entry. The PSW-key mask in control register 3 can be either ORed to or replaced from the entry-table entry. The extended authorization index in control register 8 can be

either left unchanged or replaced from the entrytable entry. The secondary ASN in control register 3 can be set equal to the primary ASN of either the calling program or the called program; thus, the ability of the called program to have access to the primary address space of the calling program can be controlled.

The stacking PROGRAM CALL operation always forms an entry, called a state entry, in the linkage stack to save the execution state and the contents of general registers 0-15 and access registers 0-15. The saved execution state includes the PC number used, a called-space identification, the updated PSW before any changes are made due to the entry-table entry, the extended authorization index, PSW-key mask, primary ASN, and secondary ASN existing before the operation, and the extended-addressing-mode bit existing after the operation. However, the value of the PER mask in the saved updated PSW is unpredictable. The linkage-stack state entry also contains an entrytype code that identifies the entry as one that was formed by PROGRAM CALL.

A space-switching operation occurs when the address-space number (ASN) specified in the entry-table entry is nonzero. When space switching occurs, the operation is called PROGRAM CALL with space switching (PC-ss). When no space switching occurs, the operation is called PROGRAM CALL to current primary (PC-cp).

PROGRAM CALL with space switching obtains a new primary-ASTE origin from the entry-table entry and new primary address-space-control element from the new primary ASTE, and it places them in control registers 5 and 1, respectively. It sets the secondary address-space-control element in control register 7 equal to either the old primary address-space-control element, or the new one, depending on whether it set the secondary ASN equal to the old primary ASN or the new one, respectively. PROGRAM CALL to current primary sets the secondary ASN equal to the primary ASN and the secondary address-space-control element equal to the primary address-space-control element.

The instruction PROGRAM RETURN restores most of the information saved in the linkage stack by the stacking PROGRAM CALL operation. It restores the PSW, extended authorization index,

PSW-key mask, primary ASN, secondary ASN, and the contents of general registers 2-14 and access-registers 2-14. However, the PER mask in the current PSW remains unchanged. The operation of PROGRAM RETURN is referred to by saying that PROGRAM RETURN unstacks a state entry.

For PROGRAM RETURN, a space-switching operation occurs when the restored primary ASN is not equal to the primary ASN existing before the operation. When space switching occurs, the operation is called PROGRAM RETURN with space switching (PR-ss). When no space switching occurs, the operation is called PROGRAM RETURN to current primary (PR-cp).

PROGRAM RETURN with space switching performs ASN translation of the restored primary ASN to obtain a new primary-ASTE origin and a new primary address-space-control element, which it places in control registers 5 and 1, respectively. For PROGRAM RETURN with space switching or to current primary, (1) if the restored secondary ASN is the same as the restored primary ASN, the secondary address-space-control element in control register 7 is set equal to the new primary address-space-control element in control register 1, or (2) if the restored secondary ASN is not the same as the restored primary ASN, ASN translation and ASN authorization of the restored secondary ASN are performed to obtain a new secondary address-space-control element, which is placed in control register 7.

The stacking PROGRAM CALL operation and the PROGRAM RETURN operation each can be performed successfully only in the primary-space mode or access-register mode. An exception is recognized when the CPU is in the real mode, secondary-space mode, or home-space mode.

A bit, named the unstack-suppression bit, can be set to one in a linkage-stack state entry to cause an exception if an attempt is made by PROGRAM RETURN to unstack the entry. When the bit is one, the entry still can be operated on by the instructions that add information to or retrieve information from the entry. The unstacksuppression bit is intended to allow the control program to gain control when an attempt is made to unstack a state entry in which the bit is one.

Branching Using the Linkage Stack

The execution state and the contents of the general registers and access registers can also be saved in the linkage stack by means of the instruction BRANCH AND STACK. BRANCH AND STACK uses a branch address as do the other branching instructions, instead of using a PC BRANCH AND STACK, along with PROGRAM RETURN, can link programs residing in the same address space and having the same level of authority; that is, BRANCH AND STACK does not change the execution state except for the instruction address.

BRANCH AND STACK forms a linkage-stack state entry that is almost the same as one formed by PROGRAM CALL. When it is necessary to distinguish between these two types of state entry, an entry formed by PROGRAM CALL is called a program-call state entry, and one formed by BRANCH AND STACK is called a branch state A branch state entry differs from a program-call state entry in two ways: (1) it contains a different entry-type code, which identifies it as a branch state entry, and (2) it contains the basic-addressing-mode bit and instruction address existing after the operation instead of a PC number and called-space identification. new values of PSW bits 32 and 64-127 are in addition to the complete PSW that is saved in the state entry.

For BRANCH AND STACK, the basic- and extended addressing mode bits and the instruction address that are part of the complete PSW saved in the state entry can be the current (at the beginning of the operation) addressing-mode bits and the updated instruction address (the address of the next sequential instruction), or they can be specified in a register. This register can be one that had link information placed in it by a BRANCH AND LINK (BALR only), BRANCH AND SAVE, BRANCH AND SAVE AND SET MODE, or BRANCH AND SET MODE instruction. BRANCH AND STACK can be used either in a calling program or at (or near) the entry point of a called program, and, in either case, a PROGRAM RETURN instruction located at the end of the called program will return correctly to the calling The ability to use BRANCH AND STACK at an entry point allows the linkage stack to be used without changing old calling programs.

When the R2 field of BRANCH AND STACK is zero, the instruction is executed without causing branching.

When PROGRAM RETURN unstacks a branch state entry, it ignores the extended authorization index, PSW-key mask, primary ASN, and secondary ASN in the entry. The PROGRAM RETURN instruction restores the PSW and the contents of general registers 2-14 and access registers 2-14 that were saved in the entry. However, the PER mask in the current PSW remains unchanged.

BRANCH AND STACK can be executed successfully only in the primary-space mode or accessregister mode. An exception is recognized when the CPU is in the real mode, secondary-space mode, or home-space mode.

The unstack-suppression bit has the same effect in a branch state entry as it does in a program-call state entry.

Adding and Retrieving Information

The instruction MODIFY STACKED STATE can be used by a program to place two words of information, contained in a designated general-register pair, in an area, called the modifiable area, of the current linkage-stack state entry (a branch state entry or a program-call state entry). intended to allow a called program to establish a recovery routine that will be given control by the control program, if necessary.

The instructions EXTRACT STACKED REGIS-TERS and EXTRACT STACKED STATE can be used by a program to obtain any of the information saved in the current state entry by BRANCH AND STACK or PROGRAM CALL or placed there by MODIFY STACKED STATE. **EXTRACT** STACKED REGISTERS (EREGG) places the contents of a specified range of general registers and access registers back in the registers from which the contents were saved. EXTRACT STACKED REGISTERS (EREG) does the same except that it restores only bits 32-63 of the general registers and leaves bits 0-31 unchanged. **EXTRACT** STACKED STATE obtains pairs of words of the nonregister information saved or placed in a state entry and places them in bit positions 32-63 of a designated general-register pair. Alternatively, EXTRACT STACKED STATE obtains two

doublewords containing a PSW saved in the state entry and places them in bit positions 0-63 of a designated general-register pair. STACKED STATE sets the condition code to indicate whether the current state entry is a branch state entry or a program-call state entry.

Testing Authorization

The instruction TEST ACCESS has as operands an access-list-entry token (ALET) in a designated access register and an extended authorization index (EAX) in a designated general register. TEST ACCESS applies the access-registertranslation process, which uses the specified EAX instead of the current EAX in control register 8, to the ALET, and it sets the condition code to indicate the result. The condition code may indicate: (1) the ALET is 00000000 hex, (2) the ALET designates an entry in the dispatchable-unit access list and can be translated without exceptions in access-register translation, (3) the ALET designates an entry in the primary-space access list and can be translated without exceptions in access-register translation, or (4) the ALET is 00000001 hex or causes exceptions in accessregister translation.

The principal purpose of TEST ACCESS is to allow a called program to determine whether an ALET passed to it by the calling program is authorized for use by the calling program by means of the calling program's EAX. This is in support of a possible programming convention in which a called program will not operate on an AR-specified address space by means of its own EAX unless the calling program is authorized to operate on that space by means of the calling program's EAX. The called program can obtain the calling program's EAX, for use by TEST ACCESS, from the current linkage-stack state entry by means of the EXTRACT STACKED STATE instruction.

Another purpose of TEST ACCESS is to indicate the special cases in which the ALET is 00000000 hex, designating the primary address space, or 0000001 hex, designating the secondary address space. Because PROGRAM CALL may change the primary and secondary address spaces, ALETs 00000000 hex and 00000001 hex may designate different address spaces when used by the called program than when used by the calling program.

Still another purpose of TEST ACCESS is to indicate whether the ALET designates an entry in the primary-space access list since such a designation after the primary address space was changed by a space-switching program-linkage operation may be an error.

Program-Problem Analysis

To aid program-problem analysis, the option is provided of having a trace entry made implicitly for three additional linkage operations when the linkage stack is used. When branch tracing is on, a trace entry is made each time a BRANCH AND STACK instruction is executed and causes branching. When ASN tracing is on, a trace entry is made each time the stacking PROGRAM CALL operation is performed and each time PROGRAM RETURN unstacks a linkage-stack state entry formed by PROGRAM CALL. When mode tracing is on, a trace entry is made each time the stacking PROGRAM CALL operation or PROGRAM RETURN operation is performed and changes PSW bit 31, except that, for PROGRAM RETURN, a trace entry for mode tracing is not made if one due to ASN tracing is made. A detailed definition of tracing is contained in "Tracing" on page 4-10.


As a further analysis aid, BRANCH AND STACK when it causes branching, stacking PROGRAM CALL, and PROGRAM RETURN are also recognized as PER successful-branching events. For PROGRAM RETURN, the unstacked state entry may have been formed by BRANCH AND STACK or PROGRAM CALL.

The execution of a space-switching stacking PROGRAM CALL or PROGRAM RETURN instruction causes a space-switch event if the primary space-switch-event control is one before or after the operation or if a PER event is to be indicated.

Linkage-Stack Entry-Table Entries

All of the fields in the entry-table entry except bits 130-159 are described in "Entry-Table Entries" on page 5-30. This section describes only bits 130-159.

The entry-table entry has the following format:



The fields in bit positions 130-159 are allocated as follows:

PSW-Key Control (K): Bit 131, when one, specifies that bits 136-139 are to replace the PSW key in the PSW as part of the stacking PROGRAM CALL operation. When this bit is zero, the PSW key remains unchanged. Bit 131 is ignored during the basic PROGRAM CALL operation.

PSW-Key-Mask Control (M): Bit 132, when one, specifies that bits 96-111 are to replace the PSW-key mask in control register 3 as part of the stacking PROGRAM CALL operation. When this bit is zero, bits 96-111 are ORed into the PSW-key mask in control register 3 as part of the stacking PROGRAM CALL operation. Bit 132 is ignored during the basic PROGRAM CALL operation.

Extended-Authorization-Index Control (E): Bit 133, when one, specifies that bits 144-159 are to replace the current extended authorization index in control register 8 as part of the stacking PROGRAM CALL operation. When this bit is zero, the current extended authorization index remains unchanged. Bit 133 is ignored during the basic PROGRAM CALL operation.

Address-Space-Control Control (C): Bit 134, when one, specifies that bit 17 of the current PSW is to be set to one as part of the stacking PROGRAM CALL operation. When this bit is zero, bit 17 is set to zero. Because the CPU must be in either the primary-space mode or the access-register mode when a stacking PROGRAM CALL instruction is issued, the result is that the CPU is placed in the access-register mode if bit 134 is one or the primary-space mode if bit 134 is Bit 134 is ignored during the basic PROGRAM CALL operation.

Secondary-ASN Control (S): Bit 135, when one, specifies that bits 80-95 are to become the new secondary ASN, and the new SASCE is to be set equal to the new PASCE, as part of the stacking PROGRAM CALL with-space-switching (PC-ss) operation. When this bit is zero, the new SASN and SASCE are set equal to the PASN and PASCE, respectively, of the calling program. Bit 135 is ignored during the basic PROGRAM CALL operation and the stacking PROGRAM CALL tocurrent-primary (PC-cp) operation.

Entry Key (EK): Bits 136-139 replace the PSW key in the PSW as part of the stacking PROGRAM CALL operation if the PSW-key control, bit 131, is one. Bits 136-139 are ignored, and the current PSW key remains unchanged, if bit 131 is zero. Bits 136-139 are ignored during the basic PROGRAM CALL operation.

Entry Extended Authorization Index: Bits 144-159 replace the current extended authorization index, bits 32-47 of control register 8, as part of the stacking PROGRAM CALL operation if the extended-authorization-index control, bit 133, is one. Bits 144-159 are ignored, and the current extended authorization index remains unchanged. if bit 133 is zero. Bits 144-159 are ignored during the basic PROGRAM CALL operation.

Bits 130 and 140-143 are reserved for possible future extensions and should be zeros.

Linkage-Stack Operations

A linkage stack may be formed by the control program for each dispatchable unit. The linkage stack is used to save the execution state and the contents of the general registers and access registers during the BRANCH AND STACK and stacking PROGRAM CALL operations. linkage stack is also used to restore a portion of the execution state and general-register and access-register contents during the PROGRAM RETURN operation.

A linkage stack resides in virtual storage. The linkage stack for a dispatchable unit is in the home address space for that dispatchable unit. The home address space is designated by the home address-space-control element in control register 13.

The linkage stack is intended to be protected from problem-state programs so that these programs cannot examine or modify the information saved in the linkage stack, except by means of the EXTRACT STACKED REGISTERS, EXTRACT STACKED STATE, and MODIFY STACKED STATE instructions. This protection can be obtained by means of key-controlled protection.

A linkage stack may consist of a number of linkage-stack sections chained together. linkage-stack section is variable in length. maximum length of each linkage-stack section is 65,560 bytes.

There are three types of entry in the linkage stack: header entry, trailer entry, and state entry. A header entry and a trailer entry are at the beginning and end, respectively, of a linkage-stack section, and they are used to chain linkage-stack sections together. Header entries and trailer

entries are formed by the control program. A state entry is used to contain the execution state and register contents that are saved during the BRANCH AND STACK or stacking PROGRAM CALL operation, and it is formed during the operation. A state entry is further distinguished as being a branch state entry if it was formed by BRANCH AND STACK or as being a program-call state entry if it was formed by PROGRAM CALL.

The actions of forming a state entry and saving information in it during the BRANCH AND STACK and stacking PROGRAM CALL operations are called the stacking process. The actions of restoring information from a state entry and logically deleting the entry during the PROGRAM RETURN operation are called the unstacking process. The part of the unstacking process that locates a state entry is also performed during the EXTRACT STACKED REGISTERS, EXTRACT STACKED STATE, and MODIFY STACKED STATE operations.

Each type of linkage-stack entry has a length that is a multiple of eight bytes. A header entry and trailer entry each has a length of 16 bytes. A state entry has a length of 296 bytes.

Each of the header entry, trailer entry, and state entry has a common eight-byte area at its end, called the entry descriptor. The linkage-stack-entry address in control register 15 designates the leftmost byte of the entry descriptor of the last linkage-stack entry, other than the trailer entry, in a linkage-stack section. This entry is called the current linkage-stack entry, and the section is called the current linkage-stack section.

Each entry descriptor in a linkage-stack section, except the one in the trailer entry of the section, includes a field that specifies the amount of space existing between the end of the entry descriptor and the beginning of the trailer entry. This field is named the remaining-free-space field. The remaining-free-space field in a trailer entry is unused.

When a new state entry is to be formed in the linkage stack during the stacking process, the new entry is placed immediately after the entry descriptor of the current linkage-stack entry, provided that there is enough remaining free space in the current linkage-stack section to contain the new entry. If there is not enough remaining free

space in the current section, and if the trailer entry in the current section indicates that another section follows the current section, the new entry is placed immediately after the entry descriptor of the header entry of that following section, provided that there is enough remaining free space in that section. If the trailer entry indicates that there is not a following section, an exception is recognized, and a program interruption occurs. It is then the responsibility of the control program to allocate another section, chain it to the current section, and cause the BRANCH AND STACK or stacking PROGRAM CALL instruction to be reexecuted. If there is a following section but there is not enough remaining free space in it, an exception is recognized.

If the remaining-free-space value that is used to locate a trailer entry is not a multiple of 8, an exception is recognized. The remaining-free-space value in the header entry of a linkage-stack section must be set to a multiple of 8 to ensure that the remaining-free-space value that may be used to locate the trailer entry of the section will be a multiple of 8.

When the stacking process is successful in forming a new state entry, it updates the linkage-stack-entry address in control register 15 so that the address designates the leftmost byte of the entry descriptor of the new entry, which thus becomes the new current linkage-stack entry.

When, during the unstacking process in PROGRAM RETURN, the current linkage-stack entry is a state entry, the process operates on that entry and then updates the linkage-stack-entry address so that it designates the entry descriptor of the preceding entry in the same linkage-stack section. The preceding entry thus becomes the current entry. The new current entry may be another state entry, or it may be a header entry.

The header entry of a linkage-stack section indicates whether there is a preceding section. If there is a preceding section, the header entry contains the address of the last linkage-stack entry, other than the trailer entry, in the preceding section. That last entry should be a state entry (not another header entry), unless there is an error in the linkage stack.

If the unstacking process is performed when the current linkage-stack entry is a header entry, and

if the header entry indicates that a preceding linkage-stack section exists, the unstacking process proceeds by treating the entry designated in the preceding section as if it were the current entry, provided that this entry is a state entry. If the header entry does not indicate a preceding section, or if the entry designated in the preceding section is not a state entry, an exception is recognized.

When the unstacking process is performed in EXTRACT STACKED REGISTERS, EXTRACT STACKED STATE, or MODIFY STACKED STATE, the process locates a state entry but does not change the linkage-stack-entry address in control register 15.

Each entry descriptor in a linkage-stack section includes a field that specifies the length of the next linkage-stack entry, other than the trailer entry, in the section. When a state entry is created during the stacking process, zeros are placed in this field in the created entry, and the length of the state entry is placed in this field in the preceding entry. When a state entry is logically deleted during the unstacking process in PROGRAM RETURN, zeros are placed in this field in the preceding entry. This field is named the next-entry-size field.

When the stacking or unstacking process operates on the linkage stack, key-controlled protection does not apply, but low-address and page protection do apply.

Linkage-Stack-Operations Control

The use of the linkage stack is controlled by the home address-space-control element in control register 13 and the linkage-stack-entry address in control register 15. The home address-space-control element is described in "Dynamic Address Translation" on page 3-26. The linkage-stack-entry address is described below.

Control Register 15

The location of the entry descriptor of the current linkage-stack entry is specified in control register 15. The register has the following format:

Linkage-Stack-Entry Address: Bits 0-60 of control register 15, with three zeros appended on the right, form the 64-bit home virtual address of the entry descriptor of the current linkage-stack entry in the current linkage-stack section. Bits 0-60 are changed during the stacking process in BRANCH AND STACK and stacking PROGRAM CALL and during the unstacking process in PROGRAM RETURN. Bits 61-63 of control register 15 are set to zeros when bits 0-60 are changed.

Linkage Stack


The linkage stack consists of one or more linkagestack sections containing linkage-stack entries. There are three principal types of linkage-stack entry: header entry, trailer entry, and state entry. A state entry is further distinguished as being either a branch state entry or a program-call state entry.

Each type of linkage-stack entry has an entry descriptor at its end. The leftmost byte of the entry descriptor of the current linkage-stack entry in the current linkage-stack section is designated by the linkage-stack-entry address in control register 15.

The linkage stack resides in the home address space, designated by the home address-space-control element in control register 13.

Entry Descriptors

An entry descriptor is at the end of each linkagestack entry. The entry descriptor is eight bytes in length and has the following format:



The fields in the entry descriptor are allocated as follows:

Unstack-Suppression Bit (U): When bit 0 is one in the entry descriptor of a header entry or state entry encountered during the unstacking process in PROGRAM RETURN, a stack-operation exception is recognized. Bit 0 is ignored in a trailer entry and during the unstacking process in EXTRACT STACKED REGISTERS, EXTRACT STACKED STATE, and MODIFY STACKED STATE. The control program can temporarily set

bit 0 to one in the current linkage-stack entry (a header entry or state entry) to prevent PROGRAM RETURN from being executed successfully while still allowing EXTRACT STACKED REGISTERS, EXTRACT STACKED STATE, and MODIFY STACKED STATE to be executed successfully. Bit 0 is set to zero in the entry descriptor of a state entry when the entry is formed during the stacking process.

Entry Type (ET): Bits 1-7 are a code that specifies the type of the linkage-stack entry containing the entry descriptor. The assigned codes are:

Code (in
Binary) Entry Type
0001001 Header entry
0001010 Trailer entry
0001100 Branch state entry
0001101 Program-call state entry

Codes 0000000-0001000, 0001011, and 0001110 through 0111111 binary are reserved for possible future assignments. Codes 1000000 through 1111111 binary are available for use by programming.

Bits 1-7 are set to 0001100 or 0001101 binary in the entry descriptor of a state entry when the entry is formed during the stacking process.

A stack-type exception is recognized during the unstacking process in EXTRACT STACKED REGISTERS, EXTRACT STACKED STATE, MODIFY STACKED STATE, or PROGRAM RETURN if bits 1-7 in the current linkage-stack entry do not indicate that the entry is a state entry or a header entry; or, when the current entry is a header entry, if bits 1-7 in the entry designated by the backward stack-entry address in the header entry do not indicate that the designated entry is a state entry. However, a stack-specification exception is recognized, instead of a stack-type exception, if both the current entry and the designated entry are header entries.

Section Identification (SI): Bits 8-15 are an identification, provided by the control program, of the linkage-stack section containing the entry descriptor. In the state entry formed by a stacking process, the process sets bits 8-15 equal to the contents of the section-identification field in the preceding linkage-stack entry.

Remaining Free Space (RFS): Bits 16-31 specify the number of bytes between the end of this entry descriptor and the beginning of the trailer entry in the same linkage-stack section, except that this field in a trailer entry has no meaning. Thus, in the last state entry in a section, or in the header entry if there is no state entry, bits 16-31 specify the number of bytes available in the section for performance of the stacking process. In the state entry formed by a stacking process, the process sets bits 16-31 equal to the contents of the remaining-free-space field in the preceding linkage-stack entry minus the size, in bytes, of the new entry. Bits 16-31 must be a multiple of 8 (bits 29-31 must be zeros) in the entry descriptor of the header entry in a linkagestack section; otherwise, a value that is not a multiple of 8 will be propagated to bits 16-31 in the entry descriptor of each state entry in the section, and a stack-specification exception will be recognized if the stacking process attempts to locate the trailer entry in the section in order to proceed to the next section.


Next-Entry Size (NES): Bits 32-47 specify the size in bytes of the next linkage-stack entry, other than a trailer entry, in the same linkage-stack section. This field in the current linkage-stack entry contains all zeros. This field in a trailer entry has no meaning. When the stacking process forms a state entry, it places zeros in the next-entry-size field of the new entry, and it places the size of the new entry in the next-entry-size field of the preceding entry. When the unstacking process logically deletes a state entry, it places zeros in the next-entry-size field of the preceding entry, which entry becomes the current entry.

Bits 48-63 are set to zeros in a state entry when the entry is formed during the stacking process. In a header entry, trailer entry, or state entry, bits 48-63 are reserved for possible future extensions and should always be zeros.

Programming Note: No entry-type code will be assigned in which the leftmost bit of the code is one. The control program can temporarily set the leftmost bit to one in the entry-type code of the current linkage-stack entry (a header entry or a state entry) to prevent the successful execution of EXTRACT STACKED REGISTERS, EXTRACT STACKED STATE, MODIFY STACKED STATE, or PROGRAM RETURN.

Header Entries

A header entry is at the beginning of each linkagestack section. The header entry is 16 bytes in length and has the following format:



The fields in the first eight bytes of the header entry are allocated as follows:

Backward Stack-Entry Validity Bit (B): Bit 63, when one, specifies that the preceding linkage-stack section is available and that the backward stack-entry address, bits 0-60, is valid. Bit 63 is set to one during the stacking process when the process proceeds to this section from the preceding one because there is not enough space available in the preceding section to perform the process. During the unstacking process when this header entry is the current linkage-stack entry, a stack-empty exception is recognized if bit 63 is zero.


Backward Stack-Entry Address (BSEA):

When bit 63 is one, bits 0-60 with three zeros appended on the right, form the 64-bit home virtual address of the entry descriptor of the last linkage-stack entry, other than the trailer entry, in the preceding linkage-stack section. However, if the current linkage-stack entry is in the preceding or an earlier linkage-stack section, bits 0-60 may have no meaning because the entry they designate, and earlier entries, may have been logically Bits 0-60 are set during the stacking deleted. process when the process proceeds to this section from the preceding one because there is not enough space available in the preceding section to perform the process. During the unstacking process when this header entry is the current linkage-stack entry and bit 63 is one, the entry is treated as the current entry. 0-60 is treated as the current entry.

Bits 61 and 62 are set to zeros when bits 0-60 are set during the stacking process. Bits 61 and 62 are reserved for possible future extensions.

Trailer Entries

A trailer entry is at the end of each linkage-stack section. The trailer entry begins immediately after the area specified by the remaining-free-space field in the entry descriptors of the header entry and each state entry in the same linkage-stack section. The trailer entry is 16 bytes in length and has the following format:



The fields in the first eight bytes of the trailer entry are allocated as follows:

Forward-Section Validity Bit (F): Bit 63, when one, specifies that the next linkage-stack section is available and that the forward-section-header address, bits 0-60, is valid. During the stacking process when there is not enough space available in the current linkage-stack section to perform the process, a stack-full exception is recognized if bit 63 in the trailer entry of the current section is zero.

Forward-Section-Header Address (FSHA):

When bit 63 is one, bits 0-60, with three zeros appended on the right, form the 64-bit home virtual address of the entry descriptor of the header entry in the next linkage-stack section. During the stacking process when there is not enough space available in the current section to perform the process and bit 63 is one, the header entry designated by bits 0-60 becomes the current linkage-stack entry.

Bits 61 and 62 are reserved for possible future extensions.

Programming Note: All of the fields in the trailer entry are set only by the control program.

State Entries

Zero, one, or more state entries may follow the header entry in each linkage-stack section. A state entry may be a branch state entry, formed by a BRANCH AND STACK instruction, or a program-call state entry, formed by a stacking PROGRAM CALL instruction. The state entry is 296 bytes in length and has the following format:

Hex	Dec		
0 8	0 8	Contents of General Registers	/ 128 Bytes
70 78	112 120	0-15	1
80 88	128 136	Other Status / Information ,	/ 96 Bytes
D0 D8	208 216		\
E0 E8	224 232 272	Contents of Access Registers , 0-15	/ 64 Bytes
118	280	0 13	+
120	288	Entry Descriptor	8 Bytes


Bytes 0-127 of the state entry contain the contents of general registers 0-15 in the ascending order of the register numbers. Bytes 224-287 contain the contents of access registers 0-15 in the ascending order of the register numbers. The contents of these fields are moved from the registers to the state entry during the BRANCH AND STACK and stacking PROGRAM CALL operations. The contents of general registers 2-14 and access registers 2-14 are restored from the state entry to the registers during the PROGRAM RETURN operation. The contents of a specified range of general registers and access registers can be restored from the state entry to the registers by EXTRACT STACKED REGISTERS.

Bytes 128-223 of the state entry contain the other status information that is placed in the entry by BRANCH AND STACK, stacking PROGRAM CALL, and MODIFY STACKED STATE. A portion of this status information is restored to the PSW and control registers by PROGRAM RETURN, and all of the information can be examined by means of EXTRACT STACKED STATE. Bytes 288-295 contain the entry descriptor. EXTRACT STACKED STATE sets the condition code to indicate whether the entry-type code in the entry descriptor specifies a branch state entry or a program-call state entry.

Bytes 128-223 of the state entry have the following detailed format:

	PKM	SASN	EAX	PASN	
1	128 1	130	132	134 13	5
		PSW Bit	ts 0-63		
1	136			143	3


In a Branch State Entry Made in 24-Bit or 31-Bit Mode




In a Branch State Entry Made in 64-Bit Mode



In a Program-Call State Entry Made when Resulting Mode Is 24-bit or 31-Bit



In a Program-Call State Entry Made when Resulting Mode Is 64-Bit



The fields in bytes 128-175 are allocated as follows. In the following, "of the calling program" means the value existing at the beginning of the execution of the BRANCH AND STACK or stacking PROGRAM CALL instruction that formed the state entry.

PSW-Key Mask (PKM): Bytes 128-129 contain the PSW-key mask, bits 32-47 of control register 3, of the calling program. The PSW-key mask is saved in the state entry by BRANCH AND STACK or stacking PROGRAM CALL, and it is restored to the control register by a PROGRAM RETURN instruction that unstacks an entry formed by stacking PROGRAM CALL.

Secondary ASN (SASN): Bytes 130-131 contain the secondary ASN, bits 48-63 of control register 3, of the calling program. The SASN is saved in the state entry by BRANCH AND STACK or stacking PROGRAM CALL, and it is restored to the control register by a PROGRAM RETURN instruction that unstacks an entry formed by stacking PROGRAM CALL.

Extended Authorization Index (EAX): Bytes 132-133 contain the extended authorization index, bits 32-47 of control register 8, of the calling program. The EAX is saved in the state entry by BRANCH AND STACK or stacking PROGRAM CALL, and it is restored to the control register by a PROGRAM RETURN instruction that unstacks an entry formed by stacking PROGRAM CALL.

Primary ASN (PASN): Bytes 134-135 contain the primary ASN, bits 48-63 of control register 4, of the calling program. The PASN is saved in the state entry by BRANCH AND STACK or stacking PROGRAM CALL, and it is restored to the control register by a PROGRAM RETURN instruction that unstacks an entry formed by stacking PROGRAM CALL.

Program-Status Word (PSW): In a branch state entry formed by a BRANCH AND STACK instruction in which the R1 field is zero, and in a program-call state entry, bytes 136-143 and 168-175 contain the updated PSW of the calling program. Bytes 136-143 contain bits 0-63 of the PSW, and bytes 168-175 contain bits 64-127 of the PSW. Thus, the basic and extended addressing-mode bits in this PSW specify the addressing mode of the calling program, and the instruction address designates the next sequential

instruction following the BRANCH AND STACK or stacking PROGRAM CALL instruction that formed the state entry, or following an EXECUTE instruction that had the BRANCH AND STACK or stacking PROGRAM CALL instruction as its target instruction. In a branch state entry formed by a BRANCH AND STACK instruction in which the R1 field is nonzero, bytes 136-143 and 168-175 contain the PSW of the calling program, except that the extended-addressing-mode bit in bit position 31 of bytes 136-139, the basic-addressingmode bit in bit position 0 of byte 140, and the instruction address in bytes 168-175 are as specified by the contents of the general register designated by the R₁ field. See the definition of BRANCH AND STACK in Chapter 10, "Control Instructions" for how the basic- and extendedaddressing-mode bits and instruction address are specified. The value of the PER mask in bytes 136-143 is always unpredictable. The PSW is saved in the state entry by BRANCH AND STACK or stacking PROGRAM CALL and is restored as the current PSW by PROGRAM RETURN, except that the PER mask is not restored. PROGRAM RETURN does not change the PER mask in the current PSW.

Basic Addressing Mode (A): In a branch state entry made in the 24-bit or 31-bit addressing mode, bit position 0 of bytes 148-151 contains the basic-addressing-mode bit, bit 32 of the PSW, at the end of the execution of the BRANCH AND STACK instruction that formed the state entry. The basic-addressing-mode bit is saved in bit position 0 of bytes 148-151 by BRANCH AND STACK. BRANCH AND STACK does not change the basic-addressing-mode bit in the PSW.

Branch Address: In a branch state entry made in the 24-bit or 31-bit addressing mode, bit positions 1-31 of bytes 148-151 contain bits 33-63 of the instruction address in the PSW at the end of the execution of the BRANCH AND STACK instruction that formed the state entry, and the contents of bytes 144-147 are unpredictable. In a branch state entry made in the 64-bit addressing mode, bytes 144-151 contain bits 0-62 of that instruction address with a one appended on the right. The instruction address is saved in bytes 148-151 or 144-151 (depending on the addressing mode) by BRANCH AND STACK. When the R2 field of BRANCH AND STACK is nonzero, the instruction causes branching, and the instruction address in bytes 148-151 or 144-151 is the branch

address. When the R2 field of BRANCH AND STACK is zero, the instruction is executed without branching, and the instruction address in bytes 148-151 or 144-151 is the address of the next sequential instruction following the BRANCH AND STACK instruction, or following an EXECUTE instruction that had the BRANCH AND STACK instruction as its target instruction.

Called-Space Identification: In a program-call state entry, bytes 144-147 contain the calledspace identification (CSI). The CSI is saved in the state entry by stacking PROGRAM CALL. If the PROGRAM CALL operation was space switching, bytes 0 and 1 of the CSI (bytes 144 and 145 of the state entry) contain the new primary ASN that was placed in control register 4 by the PROGRAM CALL instruction, and bytes 2 and 3 of the CSI (bytes 146 and 147 of the state entry) contain the rightmost two bytes of the ASTE sequence number (ASTESN) in the new primary ASTE whose address was placed in control register 5 by the PROGRAM CALL instruction. PROGRAM CALL operation was the to-currentprimary operation, the CSI is all zeros.

PC Number: In a program-call state entry, bit positions 12-31 of bytes 148-151 contain the PC number used by the stacking PROGRAM CALL instruction that formed the entry. Stacking PROGRAM CALL places the PC number in bit positions 12-31 of bytes 148-151, it places zeros in bit positions 1-11 of the bytes, and it places a zero in bit position 0 of the bytes if the resulting addressing mode is the 24-bit or 31-bit mode or a one in bit position 0 if the resulting addressing mode is the 64-bit mode.

Modifiable Area: Bytes 152-159 are the field that is set by MODIFY STACKED STATE. BRANCH AND STACK and stacking PROGRAM CALL place all zeros in bytes 152-159.

All zeros are placed in bytes 160-167 by BRANCH AND STACK and stacking PROGRAM CALL.

The contents of bytes 176-223 are unpredictable.

Stacking Process

The stacking process is performed as part of a BRANCH AND STACK or stacking PROGRAM CALL operation. The process locates space for a new linkage-stack state entry, forms the entry, updates the next-entry-size field in the preceding entry, and updates the linkage-stack-entry address in control register 15 so that the new entry becomes the current linkage-stack entry.

For the stacking process to be performed successfully, DAT must be on and the CPU must be in the primary-space mode or access-register mode; otherwise, a special-operation exception is recognized, and the operation is suppressed.

Except as just mentioned, the stacking process is performed independent of the current addressing mode and translation mode, as specified by bits 31, 32, 16, and 17 of the current PSW. addresses used during the stacking process are always 64-bit home virtual addresses.

During the stacking process when any address is formed through the addition or subtraction of a value to or from another address, a carry out of, or a borrow into, bit position 0 of the address, if any, is ignored.

When the stacking process fetches or stores by using an address that designates, after translation, a location that is not available in the configuration, an addressing exception is recognized, and the operation is suppressed.

Key-controlled protection does not apply to the accesses made during the stacking process, but page protection and low-address protection do apply. A protection exception causes the operation to be suppressed.

Locating Space for a New Entry

The linkage-stack-entry address in control register 15 is used to locate the current linkage-stack entry. Bits 0-60 of control register 15, with three zeros appended on the right, form the 64-bit home virtual address of the leftmost byte of the entry descriptor of the current linkage-stack entry.

The first word of the entry descriptor of the current linkage-stack entry is fetched by using the 64-bit home virtual address. This fetch is for the purpose of obtaining the section-identification and

remaining-free-space fields in the word; the unstack-suppression bit and entry-type field in the word are not examined.

The 16-bit unsigned binary value in the remainingfree-space field, bits 16-31 of the entry descriptor, is compared against the size in bytes of the linkage-stack entry to be formed. The size of a state entry is 296 bytes. If the value in the field is equal to or greater than the size of the entry to be formed, processing continues as described in "Forming the New Entry"; otherwise, processing continues as described below.

When the remaining-free-space field in the current linkage-stack entry indicates that there is not enough space available in the current linkagestack section to form the new entry, the first doubleword of the trailer entry of the current section is fetched. The address for fetching this doubleword is determined as follows: to the address formed from the contents of control register 15, add 8 to address the first byte after the entry descriptor of the current entry, and then add the contents of the remaining-free-space field of the current entry to address the first byte of the trailer entry. The remaining-free-space value used in the addition must be a multiple of 8; otherwise, a stack-specification exception is recognized, and the operation is nullified.

If the forward-section-validity bit, bit 63, of the trailer entry is zero, a stack-full exception is recognized, and the operation is nullified; otherwise, the forward-section-header address in the trailer entry is used to locate the header entry in the next linkage-stack section. Bits 0-60, of the trailer entry, with three zeros appended on the right, form the 64-bit home virtual address of the leftmost byte of the entry descriptor of the header entry in the next section.

The first word of the entry descriptor of the header entry in the next linkage-stack section is fetched. This fetch is for the purpose of obtaining the section-identification and remaining-free-space fields in the word; the unstack-suppression bit and entry-type field in the word are not examined.

The value in the remaining-free-space field of the header entry in the next linkage-stack section is compared against the size in bytes of the entry to be formed. If the value in the field is equal to or greater than the size of the entry to be formed, the following occurs:

- The linkage-stack-entry address, bits 0-60 of control register 15, is placed, as the backward stack-entry address, in bit positions 0-60 of the header entry in the next linkage-stack section, and zeros are placed in bit positions 61 and 62.
- The backward stack-entry validity bit, bit 63, in the header entry in the next section is set to one.
- Bits 0-60 of the 64-bit home virtual address of the entry descriptor of the header entry in the next section are placed in bit positions 0-60 of control register 15, and zeros are placed in bit positions 61-63. of control register 15. Thus, the header entry in the next section becomes the current linkage-stack entry, and the next section becomes the current linkage-stack section.
- Processing continues described in "Forming the New Entry."

If the value in the remaining-free-space field of the header entry in the next section (before the next section becomes the current section) is less than the size of the linkage-stack entry to be formed, a stack-specification exception is recognized, and the operation is nullified.

Forming the New Entry

When the remaining-free-space field in the current linkage-stack entry indicates that there is enough space available in the current linkage-stack section to form the new entry, the new entry is formed beginning immediately after the entry descriptor of the current entry.

The new entry is a state entry. The contents of general registers 0-15 are stored in bytes 0-127 of the new entry, in the ascending order of the register numbers. The contents of access registers 0-15 are stored in bytes 224-287 of the new entry, in the ascending order of the register numbers. The PSW-key mask, bits 32-47 of control register 3; secondary ASN, bits 48-63 of control register 3; extended authorization index, bits 32-47 of control register 8; and primary ASN, bits 48-63 of control register 4, are stored in bytes 128-129, 130-131, 132-133, and 134-135, respectively, of the new entry. The current PSW, in which the instruction address has been updated, is stored in bytes

136-143 and 168-175 of the new entry. Bytes 136-143 contain bits 0-63 of the PSW, and bytes 168-175 contain bits 64-127 of the PSW. However, the value of the PER mask, bit 1 in the PSW stored, is unpredictable. Also, if the instruction being executed is a BRANCH AND STACK instruction in which the R₁ field is nonzero, the extended- and basic-addressing-mode bits stored in bytes 136 and 140, respectively, of the new entry, and the instruction address stored in bytes 168-175 of the new entry, are as specified by the contents of the general register designated by the R₁ field.

When the instruction is PROGRAM CALL, the called-space identification is stored in bytes 144-147 of the new entry. When the instruction is performing the space-switching PROGRAM CALL operation, the called-space identification is the two-byte ASN, bytes 10 and 11, in the entry-table entry used by the instruction, followed by bytes 2 and 3 of the ASTE sequence number, bytes 2 and 3 being bits 176-191, in the ASN-second-table entry specified by the ASN. When the instruction is performing the to-current-primary PROGRAM CALL operation, the called-space identification is all zeros.

When the instruction is BRANCH AND STACK in the 24-bit or 31-bit addressing mode, the basicaddressing-mode bit from the current PSW is stored in bit position 0 of byte 148 in the state entry, bits 33-63 of the branch address, or of the updated instruction address if the operation is performed without branching, are stored in bit positions 1-31 of bytes 148-151, and the contents of bytes 144-147 are unpredictable. In the 64-bit addressing mode, bits 0-62 of the branch address or updated instruction address, with a one appended on the right, are stored in bytes 144-151 of the state entry.

When the instruction is PROGRAM CALL, the 20-bit PC number used is stored in bit positions 12-31 of bytes 148-151. If the resulting addressing mode after the execution of PROGRAM CALL is the 24-bit or 31-bit addressing mode, a zero is stored in bit position 0 of byte 148. If the resulting addressing mode is the 64-bit addressing mode, a one instead of a zero is stored in bit position 0 of byte 148. In any resulting addressing mode, zeros are stored in bit positions 1-11 of bytes 148-151.

Zeros are stored in bytes 152-167 of the new entry. The contents of bytes 176-223 are unpredictable.

Bytes 288-295 of the new entry are its entry descriptor. The unstack-suppression bit, bit 0, of this entry descriptor is set to zero. The code 0001100 binary is stored in the entry-type field, bits 1-7, of this entry descriptor if the instruction being executed is BRANCH AND STACK. The code 0001101 binary is stored if the instruction is PROGRAM CALL. The value in the sectionidentification field of the current linkage-stack entry is stored in the section-identification field, bits 8-15, of this entry descriptor. The value in the remaining-free-space field of the current entry, minus the size in bytes of the new entry, is stored in the remaining-free-space field of this entry descriptor. Zeros are stored in the next-entry-size field, bits 32-47, and in bit positions 48-63 of this entry descriptor.

The stores into the new entry appear to be word concurrent as observed by other CPUs. order in which the stores occur is unpredictable.

Updating the Current Entry

The size in bytes of the new linkage-stack entry is stored in the next-entry-size field of the current entry. The remainder of the current entry remains unchanged.

The order of the stores into the current entry and the new entry is unpredictable.

Updating Control Register 15

Bits 0-60 of the 64-bit home virtual address of the entry descriptor of the new linkage-stack entry are placed in bit positions 0-60 of control register 15, the linkage-stack-entry address. Zeros are placed in bit positions 61-63 of control register 15. Thus, the new entry becomes the current linkage-stackentry.

Recognition of Exceptions during the Stacking Process

The exceptions which can be encountered during the stacking process and their priority are described in the definitions of the BRANCH AND STACK and PROGRAM CALL instructions.

Programming Note: Any exception recognized during the execution of BRANCH AND STACK and PROGRAM CALL causes either nullification

or suppression. Therefore, if an exception is recognized, the stacking process does not store into any linkage-stack entry or change the contents of control register 15.

Unstacking Process

The unstacking process is performed as part of the PROGRAM RETURN operation. The process locates the last state entry in the linkage stack, restores a portion of the information in the entry to the CPU registers, updates the next-entry-size field in the preceding entry, and updates the linkage-stack-entry address in control register 15 so that the preceding entry becomes the current linkage-stack entry. The part of the unstacking process that locates the last state entry is also performed as part of the EXTRACT STACKED REGISTERS, EXTRACT STACKED STATE, and MODIFY STACKED STATE operations.

For the unstacking process to be performed successfully, DAT must be on and the CPU must be in the primary-space mode or access-register mode; otherwise, a special-operation exception is recognized, and the operation is suppressed. However, when the unstacking process is performed as part of EXTRACT STACKED REGIS-TERS, EXTRACT STACKED STATE, or MODIFY STACKED STATE, the CPU may be in the primary-space, access-register, or home-space mode.

Except as just mentioned, the unstacking process performed independent of the current addressing mode and translation mode, as specified by bits 31, 32, 16, and 17 of the current PSW. All addresses used during the unstacking process are always 64-bit home virtual addresses.

During the unstacking process when any address is formed through the addition or subtraction of a value to or from another address, a carry out of, or a borrow into, bit position 0 of the address, if any, is ignored.

When the unstacking process fetches or stores by using an address that designates, after translation, a location that is not available in the configuration, an addressing exception is recognized, and the operation is suppressed.

Key-controlled protection does not apply to the accesses made during the unstacking process, but page protection and low-address protection do apply. A protection exception causes the operation to be suppressed.

Locating the Current Entry and Processing a Header Entry

The linkage-stack-entry address in control register 15 is used to locate the current linkage-stack entry. Bits 0-60 of control register 15, with three zeros appended on the right, form the 64-bit home virtual address of the leftmost byte of the entry descriptor of the current linkage-stack entry.

The first word of the entry descriptor of the current linkage-stack entry is fetched by using the 64-bit home virtual address. If the entry-type code in bits 1-7 of the entry descriptor is not 0001001 binary, indicating that the entry is not a header entry, processing continues as described in "Checking for a State Entry" on page 5-76; otherwise, processing continues as described below.

When the entry-type code in the current linkagestack entry is 0001001 binary, indicating a header entry, the next processing depends on which instruction is being executed. When the unstacking process is performed as part of the PROGRAM RETURN operation and the unstacksuppression bit, bit 0, in the entry descriptor of the current entry is one, a stack-operation exception is recognized, and the operation is nullified. When the unstacking process is performed as part of EXTRACT STACKED REGISTERS, EXTRACT STATE. or MODIFY STACKED STACKED STATE, the unstack-suppression bit is ignored.

When there is not an exception due to the unstack-suppression bit, the first doubleword of the current linkage-stack entry (a header entry) is fetched. The address of this doubleword is determined by subtracting 8 from the address of the entry descriptor of the current entry.

If the backward stack-entry validity bit, bit 63, of the current entry is zero, a stack-empty exception is recognized, and the operation is nullified; otherwise, the backward stack-entry address in the current entry is used to locate a linkage-stack entry referred to here as the designated entry. Bits 0-60 of the current entry, with three zeros appended on the right, form the 64-bit home virtual address of the leftmost byte of the entry descriptor of the designated entry.

It is assumed in this definition of the unstacking process that the designated linkage-stack entry is the last entry, other than the trailer entry, in the preceding linkage-stack section. This assumption does not imply any processing that is not explicitly described.

The first word of the entry descriptor of the designated entry is fetched. If the entry-type code in this entry descriptor is not 0001001 binary, indicating that the entry is not a header entry, the following occurs:

- · When the unstacking process is performed as part of the PROGRAM RETURN operation, bits 0-60 of the 64-bit home virtual address of the entry descriptor of the designated entry are placed in bit positions 0-60 of control register 15, and zeros are placed in bit positions 61-63 of control register 15. Thus, the designated entry becomes the current linkage-stack entry, and the preceding section (based on the assumption) becomes the current linkagestack section. When the unstacking process is performed as part of EXTRACT STACKED REGISTERS, EXTRACT STACKED STATE, or MODIFY STACKED STATE, the contents of control register 15 remain unchanged, but the designated entry is temporarily, during the remainder of the definition of the instruction, referred to as the current linkage-stack entry.
- Processing continues as described in "Checking for a State Entry."

If the entry-type code in the designated entry is 0001001 binary, indicating a header entry, a stack-specification exception is recognized, and the operation is nullified.

Checking for a State Entry

When the entry-type code in the current linkagestack entry indicates that the entry is not a header entry, the code is checked for being 0001100 or 0001101 binary, which are the codes assigned to a state entry.

If the current linkage-stack entry is a state entry, the next processing depends on which instruction is being executed. When the unstacking process is performed as part of the PROGRAM RETURN operation, processing continues as described in "Restoring Information." When the process is performed as part of EXTRACT STACKED REGIS-TERS, EXTRACT STACKED STATE, or MODIFY STACKED STATE, the process is completed; that is, no additional processing occurs as a part of the unstacking process.

If the current linkage-stack entry is not a state entry (and necessarily not a header entry either), a stack-type exception is recognized, and the operation is nullified.

Restoring Information

The remaining parts of the unstacking process occur only in the PROGRAM RETURN operation.

The current linkage-stack entry is a state entry. If the unstack-suppression bit in the entry is one, a stack-operation exception is recognized, and the operation is nullified.

When there is not an exception due to the unstack-suppression bit, a portion of the contents of the current linkage-stack entry are restored to the CPU registers. The contents of general registers 2-14 and access registers 2-14 are restored to those registers from where they were saved in the current entry by the stacking process. When the entry-type code in the current entry is 0001101 binary, indicating a program-call state entry, the PSW-key mask and secondary ASN in control register 3, extended authorization index in control register 8, and primary ASN in control register 4 are similarly restored. During this restoration, the authorization index in control register 4 and the monitor masks in control register 8 remain unchanged. (The authorization index may be changed by the part of the PROGRAM RETURN execution that occurs after the unstacking process.) When the entry-type code is 0001100 binary, indicating a branch state entry, the PSW-key mask, secondary ASN, extended authorization index, and primary ASN in the current entry are ignored, and all contents of the control registers remain unchanged. When the current entry is either a branch state entry or a program-call state entry, bits 0-63 and 64-127 of the current PSW are restored from bytes 136-143 and bytes 168-175, respectively, of the entry, except that the PER mask is not restored. The PER mask in the current PSW remains unchanged. Bytes 144-159 and bytes 160-167 of the current entry are ianored.

The fetches from the current entry appear to be word concurrent as observed by other CPUs. The order in which the fetches occur is unpredictable.

Updating the Preceding Entry

Zeros are stored in the next-entry-size field, bits 32-47, of the entry descriptor of the preceding linkage-stack entry. The remainder of the preceding entry remains unchanged. The address of the entry descriptor of the preceding entry is determined by subtracting the size in bytes of the current entry from the address of the entry descriptor of the current entry.

The order of the store into the preceding entry and the fetches from the current entry is unpredictable.

Updating Control Register 15

Bits 0-60 of the 64-bit home virtual address of the entry descriptor of the preceding linkage-stack entry are placed in bit positions 0-60 of control register 15, the linkage-stack-entry address. Zeros are placed in bit positions 61-63 of control register 15. Thus, the preceding entry becomes the current linkage-stack entry.

Recognition of Exceptions during the **Unstacking Process**

The exceptions which can be encountered during the unstacking process and their priority are described in the definition of the PROGRAM RETURN instruction. The exceptions which apply to EXTRACT STACKED REGISTERS, EXTRACT STACKED STATE, and MODIFY STACKED STATE are described in the definitions of those instructions.

Programming Notes:

- 1. Any exceptions recognized during the execution of EXTRACT STACKED REGISTERS. EXTRACT STACKED STATE, **MODIFY** STACKED STATE, or PROGRAM RETURN cause either nullification or suppression. Therefore, if an exception is recognized, the unstacking process does not change the contents of any CPU register (except for updating the instruction address in the PSW in the case of suppression) or store into any linkage-stack entry.
- 2. The unstacking process in PROGRAM RETURN does not restore the PER mask in the PSW so that an act of turning PER on or off after the execution of the related BRANCH AND STACK or PROGRAM CALL instruction but before the execution of the PROGRAM RETURN instruction will not be counteracted. When PROGRAM CALL or PROGRAM

RETURN is space switching, the space-switch event can be used as a signal to turn PER on or off, if desired.

Sequence of Storage References

The following sections describe the effects which can be observed in storage due to overlapped operations and piecemeal execution of a CPU program. Most of the effects described in these sections are observable only when two or more CPUs or channel programs are in simultaneous execution and access common storage locations. Thus, most of the effects need be taken into account by a program only if the program interacts with another CPU or a channel program.

Some of the effects described in the following sections are independent of interaction with another CPU or a channel program. These effects, which are therefore more readily observable, relate to prefetched instructions and overlapping operands of a single instruction. effects are described in "Conceptual Sequence" and in "Interlocks for Virtual-Storage References" on page 5-79.

Conceptual Sequence

In the real mode, primary-space mode, or secondary-space mode, the CPU conceptually processes instructions one at a time, with the execution of one instruction preceding the execution of the following instruction. The execution of the instruction designated by a successful branch follows the execution of the branch. Similarly, an interruption takes place between instructions or, for interruptible instructions, between units of operation of such instructions.

The sequence of events implied by the processing just described is sometimes called the conceptual sequence.

Each operation of instruction execution appears to the program itself to be performed sequentially, with the current instruction being fetched after the preceding operation is completed and before the execution of the current operation is begun. This appearance is maintained even though the storage-implementation characteristics and overlap of instruction execution with storage accessing may cause actual processing to be different. The results generated are those that would have been

obtained had the operations been performed in the conceptual sequence. Thus, it is possible for an instruction to modify the next succeeding instruction in storage.

Operations in the access-register mode or homespace mode are the same as in the other translation modes, with one exception: an instruction that is a store-type operand of a preceding instruction may appear to be fetched before the store occurs. Thus, it is not assured that an instruction can modify the succeeding instructions. exception applies if either the storing instruction or the instruction stored is executed in the accessregister or home-space mode.

Regardless of the translation mode, another case in which the copies of prefetched instructions are not necessarily discarded occurs when the fetch and the store are done by means of different effective addresses that map to the same real address. This case is described in more detail in "Interlocks for Virtual-Storage References" on page 5-79.

Overlapped Operation of Instruction Execution

In simple models in which operations are not overlapped, the conceptual and actual sequences are essentially the same. However, in more complex machines, overlapped operation, buffering of operands and results, and execution times which are comparable to the propagation delays between units can cause the actual sequence to differ considerably from the conceptual sequence. In these machines, special circuitry is employed to detect dependencies between operations and ensure that the results obtained, as observed by the CPU which generates them, are those that would have been obtained if the operations had been performed in the conceptual sequence. However, other CPUs and channel programs may, unless otherwise constrained, observe a sequence that differs from the conceptual sequence.

Divisible Instruction Execution

It can normally be assumed that the execution of each instruction occurs as an indivisible event. However, in actual operation, the execution of an instruction consists in a series of discrete steps. Depending on the instruction, operands may be fetched and stored in a piecemeal fashion, and some delay may occur between fetching operands and storing results. As a consequence, intermediate or partially completed results may be observable by other CPUs and by channel programs.

When a program interacts with the operation on another CPU, or with a channel program, the program may have to take into consideration that a single operation may consist in a series of storage references, that a storage reference may in turn consist in a series of accesses, and that the conceptual and observed sequences of these accesses may differ.

Storage references associated with instruction execution are of the following types: instruction fetches, ART-table and DAT-table fetches, and storage-operand references. For the purpose of describing the sequence of storage references, accesses to storage in order to perform ASN translation, PC-number translation, tracing, and the linkage-stack stacking and unstacking processes are considered to be storage-operand references.

Programming Note: The sequence of execution of a CPU may differ from the simple conceptual definition in the following ways:

- · As observed by the CPU itself, instructions may appear to be prefetched in the accessregister or home-space mode regardless of whether the mode exists at the time of the conceptual store or during the execution of the prefetched instruction. They may also appear to be prefetched when different effective addresses are used. (See "Interlocks for Virtual-Storage References" on page 5-79.)
- · As observed by other CPUs and by channel programs, the execution of an instruction may appear to be performed as a sequence of piecemeal steps. This is described for each type of storage reference in the following sections.
- As observed by other CPUs and by channel programs, the storage-operand accesses associated with one instruction are not necessarily performed in the conceptual sequence. (See "Relation between Operand Accesses" on page 5-89.)
- · As observed by channel programs, in certain unusual situations, the contents of storage may appear to change and then be restored to the original value. (See "Storage Change

and Restoration for DAT-Associated Access Exceptions" on page 5-22.)

Interlocks for Virtual-Storage References

As described in the immediately preceding sections, CPU operation appears, with certain exceptions, to be performed sequentially as observed by the CPU itself; the stores performed by one instruction generally appear to be completed before the next instruction and its operands are fetched. This appearance is maintained in overlapped machines by means of interlock circuitry that detects accesses to a common storage location.

For those instructions which alter the contents of storage and have more than one operand, the instruction definition normally describes the results that are obtained when the operands overlap in storage, this definition being in terms of a sequence of stores and fetches. The interlock circuitry is used in determining whether operand overlap exists.

The purpose of this section is to define those cases in which the machine must appear to operate sequentially, and in which operands of a single instruction must or must not be treated as overlapping.

Proper operation is provided in part by comparing effective addresses. For the purpose of this definition, the term "effective address" means an address before translation, if any, regardless of whether the address is virtual, real, or absolute. If two effective addresses have the same value, the effective addresses are said to be the same even though one may be real or in a different address space.

The values of two virtual effective addresses do not necessarily indicate whether or not the addresses designate the same storage location. The address-translation tables may be set up so that different effective addresses map to the same real address, or so that the same effective address in different address spaces maps to different real addresses.

The interlocks for virtual-storage references are considered in two situations: storage references of one instruction as they affect storage references of another instruction, and multiple storage references of a single instruction.

Interlocks between Instructions

As observed by the CPU itself, the storage accesses for operands for each instruction appear to occur in the conceptual sequence independent of the effective address used. That is, the operand stores for one instruction appear to be completed before the operand fetches for the next For instruction fetches, the instruction occur. operand stores for one instruction necessarily appear to be completed before the next instruction is fetched only when the same effective address is used for the operand store and the instruction fetch, and then only in the real mode, primaryspace mode, or secondary-space mode.

When an instruction changes the contents of a main-storage location in which a conceptually subsequent instruction is to be executed, either directly or by means of EXECUTE, and when different effective addresses are used to designate that location for storing the result and fetching the instruction, the instruction may appear to be fetched before the store occurs. When either the storing instruction or the subsequent instruction is executed in the access-register mode or homespace mode, changes to the contents of storage are not necessarily recognized even if the effective address used to store the value and the effective address used to fetch the instruction are the same. If an intervening operation causes the prefetched instructions to be discarded, then the updated value is recognized. A definition of when prefetched instructions must be discarded is included in "Instruction Fetching" on page 5-81.

Any change to the storage key appears to be completed before the conceptually following reference to the associated storage block is made, regardless of whether the reference to the storage location is made by means of a virtual, real, or absolute address. Analogously, any conceptually prior references to the storage block appear to be completed when the key for that block is changed or inspected.

Interlocks within a Single Instruction

For those instructions which alter the contents of storage and have more than one operand, the instruction definition normally describes the results which are obtained when the operands overlap in storage. This result is normally defined in terms of the sequence of the storage accesses; that is, a portion of the results of a store-type operand must appear to be placed in storage before some portion of the other operand is fetched. This definition applies provided that the store and fetch accesses are specified by means of the same effective addresses and the same effective space designations.

When multiple address spaces are involved in the access-register mode, the term "effective space designation" is used to denote the value used by the machine to determine whether two spaces are the same. In the access-register mode, the 32-bit access-list-entry-token (ALET) value associated with each storage-operand address is called the effective space designation. When a B field of zero is specified, a value of all zeros is used for the effective space designation. If the effective space designations are different, the spaces are considered to be different even if both ALETs map to the same address-space-control-element value.

When the store and the fetch accesses are specified by means of different effective space designations or by means of different effective addresses, the operand fetch may appear to precede the operand store.

Figure 5-11 on page 5-81 summarizes the cases of overlap and the specified results, including when MOVE LONG (MVCL) sets condition code 3, for each case.

Effective space designations may be represented by ALB entries, and the test for whether two effective space designations are the same may be performed by comparing ALB entries. If the program changes an attached and valid ART-table entry without subsequently causing the execution of PURGE ALB or a COMPARE AND SWAP AND PURGE instruction that purges the ALB, two effective space designations that are the same may have different representations in the ALB, and failure to recognize operand overlap may result. The use of the ALB never causes overlap to be

recognized when the effective space designations are different.

Programming Note: A single main-storage location can be accessed by means of more than one address in several ways:

- The DAT tables may be set up such that multiple addresses in a single address space, or addresses in different address spaces, including the real address specified by a real-space designation, map to a single real address.
- The translation of logical, instruction, and virtual addresses may be changed by loading the DAT parameters in the control registers, by changing the address-space-control bits in the PSW, or, for logical and instruction addresses, by turning DAT on or off.
- In the access-register mode, different address spaces may be selected by means of each access register. In addition, the primary address space is selected for instruction fetching and the target of EXECUTE.
- 4. STORE USING REAL ADDRESS performs a store by means of a real address.
- 5. Certain other instructions also use real addresses (even when a logical address is not translated by means of a real-space designation, which is a situation covered in case 1), and the instructions MOVE TO PRIMARY and MOVE TO SECONDARY access two address spaces.
- Accesses to storage for the purpose of storing and fetching information for interruptions is performed by means of real addresses, and, for the store-status function, by means of absolute addresses, whereas accesses by the program may be by means of virtual addresses.
- The real-to-absolute mapping may be changed by means of the SET PREFIX instruction or a reset.
- A main-storage location may be accessed by channel programs by means of an absolute address and by the CPU by means of a real or a virtual address.
- A main-storage location may be accessed by another CPU by means of one type of address and by this CPU by means of a different type of address.

Effective	Effective Addresses	Operands Overlap	Is Overlap Recognized?		
Space Designations Equal?	Overlap	Destructively in Real Storage?	MVCL Sets CC 3	Operand Results	
Yes Yes Yes Yes No No No	No No Yes Yes No No Yes Yes	No Yes No Yes No Yes No Yes	No No * Yes No No No	No Unp. * Yes No Unp. No Unp.	

Explanation:

This case cannot occur.

Unp. It is unpredictable whether or not the overlap is recognized.

Figure 5-11. Virtual-Storage Interlocks within a Single Instruction

The primary purpose of this section on interlocks is to describe the effects caused in cases 1, 3, and 4. above.

For case 2, no effect is observable because prefetched instructions are discarded when the translation parameters are changed, and the delay of stores by a CPU is not observable by the CPU itself.

For case 5, for those instructions which fetch by using real addresses (for example, LOAD REAL ADDRESS, which fetches a segment-table entry and a page-table entry, and may fetch a regiontable entry), no effect is observable because only operand accesses between instructions are involved. All instructions that store by using a real address, except STORE USING REAL ADDRESS, or that store across address spaces, except in the access-register mode, cause prefetched instructions to be discarded, and no effect is observable.

Cases 6 and 7 are situations which are defined to cause serialization, with the result that prefetched instructions are discarded. In these cases, no effect is observable.

The handling of cases 8 and 9 involves accesses as observed by other CPUs and by channel programs and is covered in the following sections in this chapter.

Instruction Fetching

Instruction fetching consists in fetching the one, two, or three halfwords designated by the instruction address in the current PSW. The immediate field of an instruction is accessed as part of an instruction fetch. If, however, an instruction designates a storage operand at the location occupied by the instruction itself, the location is accessed both as an instruction and as a storage operand. The fetch of the target instruction of EXECUTE is considered to be an instruction fetch.

The bytes of an instruction may be fetched piecemeal and are not necessarily accessed in a left-toright direction. The instruction may be fetched multiple times for a single execution; for example, it may be fetched for testing the addressability of operands or for inspection of PER events, and it may be refetched for actual execution.

Instructions are not necessarily fetched in the sequence in which they are conceptually executed and are not necessarily fetched each time they are executed. In particular, the fetching of an instruction may precede the storage-operand references for an instruction that is conceptually earlier. The instruction fetch occurs prior to all storage-operand references for all instructions that are conceptually later.

An instruction may be prefetched by using a virtual address only when the associated DAT table entries are attached and valid or when

entries which qualify for substitution for the table entries exist in the TLB. An instruction that has been prefetched may be interpreted for execution only for the same virtual address for which the instruction was prefetched.

No limit is established on the number of instructions which may be prefetched, and multiple copies of the contents of a single storage location may be fetched. As a result, the instruction executed is not necessarily the most recently fetched Storing caused by other CPUs and by channel programs does not necessarily change the copy of prefetched instructions. However, if a store that is conceptually earlier is made by the same CPU using the same effective address as that by which the instruction is subsequently fetched, and the CPU is in any of the real, primary-space, and secondary-space modes when the the storing instruction is executed and is in any of those modes when the subsequent instruction is executed, the updated information is obtained. If the effective addresses are different or if the CPU is in the access-register mode or home-space mode during either the storing execution or the execution of the instruction that is the destination of the store, the updated information is not necessarily obtained. However, the updated information is obtained if either execution is in the real mode since prefetched instructions are discarded if DAT is turned on or off.

All copies of prefetched instructions are discarded when:

- A serializing function is performed.
- The CPU enters the operating state.
- · DAT is turned on or off.
- · A change is made to a translation parameter in control register 1 when in the primaryspace, secondary-space, or access-register mode, or in control register 13 when in the home-space mode.

The SET ADDRESS SPACE CONTROL instruction can change the translation mode between any of the primary-space, secondary-space, accessregister, and home-space modes, and it performs serialization. The SET ADDRESS SPACE CONTROL FAST instruction can perform the same mode changes, but it does not serialize.

Programming Notes:

- 1. As observed by a CPU itself, its own instruction prefetching may be apparent when different effective addresses map to a single real address or when the CPU is in the accessregister or home-space mode. described in "Conceptual Sequence" on page 5-77 and "Interlocks for Virtual-Storage References" on page 5-79.
- 2. Any means of changing PSW bits 16 and 17, **ADDRESS** except the SET CONTROL FAST instruction, causes serialization to be performed and prefetched instructions to be discarded. Turning DAT on or off causes prefetched instructions to be discarded. Therefore, any change of the translation mode, except a change made by SET ADDRESS SPACE CONTROL FAST, always causes prefetched instructions to be discarded.
- 3. The following are some effects of instruction prefetching on one CPU as observed by other CPUs and by channel programs.

It is possible for one CPU to prefetch the contents of a storage location, after which another CPU or a channel program can change the contents of that storage location and then set a flag to indicate that the change has been made. Subsequently, the first CPU can test and find the flag set, branch to the modified location, and execute the original prefetched contents.

It is possible, if another CPU or a channel program concurrently modifies the instruction, for one CPU to recognize the changes to some but not all bit positions of an instruction.

It is possible for one CPU to prefetch an instruction and subsequently, before the instruction is executed, for another CPU to change the storage key. As a result, the first CPU may appear to execute instructions from a protected storage location. However, the copy of the instructions executed is the copy prefetched before the location was protected.

ART-Table and DAT-Table Fetches

The access-register-translation (ART) table entries are access-list designations, access-list entries. ASN-second-table entries, and authority-table The dynamic-address-translation (DAT) entries. table entries are region-table entries, segmenttable entries, and page-table entries. The fetching of these entries may occur as follows:

- 1. An ART-table entry may be prefetched into the ART-lookaside buffer (ALB) and used from the ALB without refetching from storage, until the entry is cleared by a COMPARE AND SWAP AND PURGE, PURGE ALB, or SET PREFIX instruction, by CPU reset, or by a setarchitecture SIGNAL PROCESSOR order. A DAT-table entry may be prefetched into the translation-lookaside buffer (TLB) and used from the TLB without refetching from storage, until the entry is cleared by a COMPARE AND SWAP AND PURGE, INVALIDATE PAGE TABLE ENTRY, PURGE TLB, or SET PREFIX instruction, by CPU reset, or by a setarchitecture SIGNAL PROCESSOR order. ART-table and DAT-table entries are not necessarily fetched in the sequence conceptually called for; they may be fetched at any time they are attached and valid, including during execution of conceptually previous the instructions.
- 2. The fetching of access-list designations, access-list entries, ASN-second-table entries, and DAT-table entries appears to be word concurrent as observed by other CPUs. However, the reference to an entry may appear to access a single byte at a time as observed by channel programs.
- 3. The order in which the words of an access-list entry or ASN-second-table entry are fetched is unpredictable, except that the leftmost word of an entry is fetched first. However, the leftmost word of an ASN-second-table entry is not fetched when access-list-entry token 00000000 hex is translated for BRANCH IN SUBSPACE GROUP.
- 4. An ART-table or DAT-table entry may be fetched even after some operand references for the instruction have already occurred. The fetch may occur as late as just prior to the

- actual byte access requiring the ART-table or DAT-table entry.
- 5. An ART-table or DAT-table entry may be fetched for each use of the address, including any trial execution, and for each reference to each byte of each operand.
- 6. The DAT page-table-entry fetch precedes the reference to the page. When no copy of the page-table entry is in the TLB, the fetch of the associated segment-table entry precedes the fetch of the page-table entry. When no copy of the segment-table entry is in the TLB, the fetch of the region-third-table entry, if one is required, precedes the fetch of the segmenttable entry. Similarly, the fetch of a required region-second-table entry precedes the fetch of the region-first-table entry, and the fetch of a required region-first-table entry precedes the fetch of the region-second-table entry.
- 7. When no copy of a region-table entry or segment-table entry designated by means of ART-obtained address-space-control element is in the TLB, the ART fetch of the ASN-second-table entry precedes the DAT region-table-entry segment-table-entry or fetch. When no copy of a required authoritytable entry is in the ALB, the ART fetch of the associated ASN-second-table entry precedes the fetch of the authority-table entry. When no copy of a required ASN-second-table entry is in the ALB, the fetch of the associated access-list entry precedes the fetch of the ASN-second-table entry. When no copy of a required access-list entry is in the ALB, the fetch of the associated access-list designation precedes the fetch of the access-list entry.

Storage-Key Accesses

References to the storage key are handled as follows:

- 1. Whenever a reference to storage is made and key-controlled protection applies to the reference, the four access-control bits and the fetch-protection bit associated with the storage location are inspected concurrently with the reference to the storage location.
- 2. When storing is performed, the change bit is set in the associated storage key concurrently with the store operation.

- 3. The instruction SET STORAGE KEY EXTENDED causes all seven bits to be set concurrently in the storage key. The access to the storage key for SET STORAGE KEY EXTENDED follows the sequence rules for storage-operand store references and is a single-access reference.
- 4. The INSERT STORAGE KEY EXTENDED instruction provides a consistent image of bits 0-6 of the storage key. Similarly, the instructions INSERT VIRTUAL STORAGE KEY and TEST PROTECTION provide a consistent image of bits 0-4 of the storage key. The access to the storage key for all of these instructions follows the sequence rules for storage-operand fetch references and is a single-access reference.
- 5. The instruction RESET REFERENCE BIT EXTENDED modifies only the reference bit. All other bits of the storage key remain unchanged. The reference bit and change bit are examined concurrently to set the condition code. The access to the storage key for RESET REFERENCE BIT EXTENDED follows the sequence rules for storage-operand update references. The reference bit is the only bit which is updated.

The record of references provided by the reference bit is not necessarily accurate, and the handling of the reference bit is not subject to the concurrency rules. However, in the majority of situations, reference recording approximately coincides with the storage reference.

The change bit may be set in cases when no storing has occurred. See "Exceptions to Nullification and Suppression" on page 5-22.

Storage-Operand References

A storage-operand reference is the fetching or storing of the explicit operand or operands in the storage locations designated by the instruction.

During the execution of an instruction, all or some of the storage operands for that instruction may be fetched, intermediate results may be maintained for subsequent modification, and final results may be temporarily held prior to placing them in storage. Stores caused by other CPUs and by channel programs do not necessarily affect these intermediate results.

Storage-operand references are of three types: fetches, stores, and updates.

Storage-Operand Fetch References

When the bytes of a storage operand participate in the instruction execution only as a source, the operand is called a fetch-type operand, and the reference to the location is called a storage-operand fetch reference. A fetch-type operand is identified in individual instruction definitions by indicating that the access exception is for fetch.

All bits within a single byte of a fetch-type operand are accessed concurrently. When an operand consists of more than one byte, the bytes may be fetched from storage piecemeal, one byte at a time. Unless otherwise specified, the bytes are not necessarily fetched in any particular sequence.

The storage-operand fetch references of one instruction occur after those of all preceding instructions and before those of subsequent instructions, as observed by other CPUs and by channel programs. The operands of any one instruction are fetched in the sequence specified for that instruction. The CPU may fetch the operands of instructions before the instructions are executed. There is no defined limit on the length of time between when an operand is fetched and when it is used. Still, as observed by the CPU itself, its storage-operand references are performed in the conceptual sequence.

Storage-Operand Store References

When the bytes of a storage operand participate in the instruction execution only as a destination, to the extent of being replaced by the result, the operand is called a store-type operand, and the reference to the location is called a storage-operand store reference. A store-type operand is identified in individual instruction definitions by indicating that the access exception is for store.

All bits within a single byte of a store-type operand are accessed concurrently. When an operand consists of more than one byte, the bytes may be placed in storage piecemeal, one byte at a time. Unless otherwise specified, the bytes are not necessarily stored in any particular sequence.

The CPU may delay placing results in storage. There is no defined limit on the length of time that results may remain pending before they are stored. This delay does not affect the sequence in which results are placed in storage.

The results of one instruction are placed in storage after the results of all preceding instructions have been placed in storage and before any results of the succeeding instructions are stored, as observed by other CPUs and by channel programs. The results of any one instruction are stored in the sequence specified for that instruction.

The CPU does not fetch operands, ART-table entries, or DAT-table entries from a storage location until all information destined for that location by the CPU has been stored. Prefetched instructions may appear to be updated before the information appears in storage.

The stores are necessarily completed only as a result of a serializing operation and before the CPU enters the stopped state.

Storage-Operand Update References

In some instructions, the storage-operand location participates both as a source and as a destination. In these cases, the reference to the location consists first in a fetch and subsequently in a store. The operand is called an update-type operand, and the combination of the two accesses is referred to as an update reference. Instructions such as MOVE ZONES, TRANSLATE, OR (OC, OI), and ADD DECIMAL cause an update to the first-operand location. An update-type operand is identified in the individual instruction definition by indicating that the access exception is for both fetch and store.

For most instructions which have update-type operands, the fetch and store accesses associated with an update reference do not necessarily occur one immediately after the other, and it is possible for other CPUs and channel programs to make fetch and store accesses to the same location during this time. Such an update reference is sometimes called a noninterlocked-update storage reference.

For certain special instructions, the update reference is interlocked against certain accesses by other CPUs. Such an update reference is called an interlocked-update reference. The fetch and store accesses associated with an interlockedupdate reference do not necessarily occur one

immediately after the other, but all store accesses and the fetch and store accesses associated with interlocked-update references by other CPUs are prevented from occurring at the same location between the fetch and the store accesses of an interlocked-update reference. Accesses by channel programs may occur to the location during the interlock period.

The storage-operand update reference for the following instructions appears to be an interlockedupdate reference as observed by other CPUs. The instructions TEST AND SET, COMPARE AND SWAP, and COMPARE DOUBLE AND SWAP perform an interlocked-update reference. On models in which the STORE CHARACTERS UNDER MASK instruction with a mask of zero fetches and stores the byte designated by the second-operand address, the fetch and store accesses are an interlocked-update reference.

Within the limitations of the above requirements, the fetch and store accesses associated with an update reference follow the same rules as the fetches and stores described in the previous sections.

Programming Notes:

- 1. When two CPUs attempt to update information at a common main-storage location by means of a noninterlocked-update reference, it is possible for both CPUs to fetch the information and subsequently make the store access. The change made by the first CPU to store the result in such a case is lost. Similarly, if one CPU updates the contents of a field by means of a noninterlocked-update reference, but another CPU makes a store access to that field between the fetch and store parts of the update reference, the effect of the store is lost. If, instead of a store access, a CPU makes an interlocked-update reference to the common storage field between the fetch and store portions of a noninterlocked-update reference due to another CPU, any change in the contents produced by the interlockedupdate reference is lost.
- 2. The instructions TEST AND SET, COMPARE AND SWAP, and COMPARE DOUBLE AND SWAP facilitate updating of a common storage field by two or more CPUs. ensure that no changes are lost, all CPUs an instruction providing an must use

interlocked-update reference. In addition, the program must ensure that channel programs do not store into the same storage location since such stores may occur between the fetch and store portions of an interlocked-update reference.

- 3. Only those bytes which are included in the result field of both operations are considered to be part of the common main-storage location. However, all bits within a common byte are considered to be common even if the bits modified by the two operations do not overlap. As an example, if (1) one CPU executes the instruction OR (OC) with a length of 1 and the value 80 hex in the second-operand location, (2) the other CPU executes AND (NC) with a length of 1 and the value FE hex in the second-operand location, and (3) the first operand of both instructions is the same byte, then the result of one of the updates can be lost.
- 4. When the store access is part of an update reference by the CPU, the execution of the storing is not necessarily contingent on I whether the information to be stored is different from the original contents of the I location. In particular, the contents of all designated byte locations are replaced, and, for each byte in the field, the entire contents of I the byte are replaced.

Depending on the model, an access to store information may be performed, for example, in the following cases:

- a. Execution of the OR instruction (OI or OC) with a second operand of all zeros.
- b. Execution of OR (OC) with the first-and second-operand fields coinciding.
- c. For those locations of the first operand of TRANSLATE where the argument and function values are the same.

Storage-Operand Consistency

Single-Access References

A fetch reference is said to be a single-access reference if the value is fetched in a single access to each byte of the data field. In the case of overlapping operands, the location may be accessed once for each operand. A store-type reference is said to be a single-access reference if a single

store access occurs to each byte location within the data field. An update reference is said to be single access if both the fetch and store accesses are each single access.

Except for the accesses associated with multipleaccess references and the stores associated with storage change and restoration for DAT-associated access exceptions, all storageoperand references are single-access references.

Multiple-Access References

In some cases, multiple accesses may be made to all or some of the bytes of a storage operand. The following cases may involve multiple-access references:

- 1. The storage operands of the following instructions:
 - CHECKSUM
 - COMPARE AND FORM CODEWORD
 - COMPARE UNTIL SUBSTRING EQUAL
 - CONVERT TO BINARY
 - CONVERT TO DECIMAL
 - CONVERT UNICODE TO UTF-8
 - CONVERT UTF-8 TO UNICODE
 - LOAD ADDRESS SPACE PARAMETERS
 - LOAD REVERSED
 - MOVE INVERSE
 - MOVE PAGE
 - MOVE WITH OFFSET
 - PACK
 - PACK ASCII
 - PACK UNICODE
 - RESUME PROGRAM
 - STORE REVERSED
 - STORE SYSTEM INFORMATION
 - TEST BLOCK
 - TRANSLATE
 - TRANSLATE EXTENDED
 - TRANSLATE ONE TO ONE
 - TRANSLATE ONE TO TWO
 - TRANSLATE TWO TO ONE
 - TRANSLATE TWO TO TWO
 - UNPACK
 - UNPACK ASCII
 - UNPACK UNICODE
 - UPDATE TREE
- The stores into that portion of the first operand of MOVE LONG, MOVE LONG EXTENDED, or MOVE LONG UNICODE which is filled with padding bytes.

- 3. The storage operands of the decimal instructions.
- 4. The main-storage operands of PAGE IN and PAGE OUT.
- 5. The storage operands of the I/O instructions.
- 6. The stores into a trace entry.
- 7. The stores associated with the stop-and-storestatus and store-status-at-address SIGNAL PROCESSOR orders.
- 8. The trap control block and trap save area used by TRAP.
- 9. The operands, dictionaries, and symboltranslation table of COMPRESSION CALL.

When a storage-operand store reference to a location is not a single-access reference, the value placed at a byte location is not necessarily the same for each store access; thus, intermediate results in a single-byte location may be observed by other CPUs and by channel programs.

Programming Notes:

- 1. When multiple fetch or store accesses are made to a single byte that is being changed by another CPU or by a channel program, the result is not necessarily limited to that which could be obtained by fetching or storing the bits individually. For example, the execution of MULTIPLY DECIMAL may consist in repetitive additions and subtractions, each of which causes the second operand to be fetched from storage and the first operand to be updated in storage.
- 2. When CPU instructions which make multipleaccess references are used to modify storage locations being simultaneously accessed by another CPU or by a channel program, multiple store accesses to a single byte by the CPU may result in intermediate values being observed by the other CPU or by the channel program. To avoid these intermediate values (for example, when modifying a CCW chain), only instructions making single-access references should be used.
- 3. An instruction fetch, including the fetch of the target of EXECUTE, is a multiple-access reference.

Block-Concurrent References

For some references, the accesses to all bytes within a halfword, word, doubleword, or quadword are specified to appear to be block concurrent as observed by other CPUs. These accesses do not necessarily appear to channel programs to include more than a byte at a time. The halfword, word, doubleword, or quadword is referred to in this section as a block. When a fetch-type reference is specified to appear to be concurrent within a block, no store access to the block by another CPU is permitted during the time that bytes contained in the block are being fetched. Accesses to the bytes within the block by channel programs may occur between the fetches. When a storetype reference is specified to appear to be concurrent within a block, no access to the block, either fetch or store, is permitted by another CPU during the time that the bytes within the block are being stored. Accesses to the bytes in the block by channel programs may occur between the stores.

Consistency Specification

For all instructions in the S, RX, or RXE format, with the exception of CONVERT TO DECIMAL, CONVERT TO BINARY, LOAD PSW EXTENDED, LOAD REVERSED, RESUME PROGRAM, STORE CLOCK EXTENDED. STORE REVERSED, STORE SYSTEM INFORMATION, TRAP, and the I/O instructions, when the operand is addressed on a boundary which is integral to the size of the operand, the storage-operand references appear to be block concurrent as observed by other CPUs. For LOAD PSW EXTENDED, the accesses to each of the two doublewords of the storage operand appear to be doubleword concurrent as observed by other CPUs.

For the instructions COMPARE AND SWAP, COMPARE AND SWAP AND PURGE, and COMPARE DOUBLE AND SWAP, all accesses to the storage operand appear to be block concurrent as observed by other CPUs.

For the instruction PERFORM LOCKED OPERA-TION, the accesses to the even-numbered storage operands appear to be word concurrent, as observed by other CPUs, for function codes that are a multiple of 4 and appear to be doubleword concurrent, as observed by other CPUs, for function codes that are one, 2, or 3 more than a multiple of 4. The accesses to the doublewords in the parameter list appear to be doubleword concurI rent, as observed by other CPUs, regardless of the function code.

The instructions LOAD MULTIPLE, LOAD MULTIPLE DISJOINT, LOAD MULTIPLE HIGH, STORE MULTIPLE, and STORE MULTIPLE HIGH, when the operand or operands start on a word boundary, and the instructions COMPARE LOGICAL (CLC), COMPARE LOGICAL CHARACTERS UNDER MASK, INSERT CHARACTERS UNDER MASK, LOAD CONTROL (LCTLG), STORE CHARACTERS UNDER MASK, and STORE CONTROL (STCTG) access their storage operands in a left-to-right direction, and all bytes accessed within each doubleword appear to be accessed concurrently as observed by other CPUs.

The instructions LOAD ACCESS MULTIPLE, LOAD CONTROL (LCTL), STORE ACCESS MULTIPLE, and STORE CONTROL (STCTL) access the storage operand in a left-to-right direction, and all bytes accessed within each word appear to be accessed concurrently as observed by other CPUs.

When destructive overlap does not exist, the operands of MOVE (MVC), MOVE WITH KEY, MOVE TO PRIMARY, and MOVE TO SECONDARY are accessed as follows:

- The first operand is accessed in a left-to-right direction, and all bytes accessed within a doubleword appear to be accessed concurrently as observed by other CPUs.
- 2. The second operand is accessed in a left-to-right direction, and all bytes within a doubleword in the second operand that are moved into a single doubleword in the first operand appear to be fetched concurrently as observed by other CPUs. Thus, if the first and second operands begin on the same byte offset within a doubleword, the fetch of the second operand appears to be doubleword concurrent as observed by other CPUs. If the offsets within a doubleword differ by 4, the fetch of the second operand appears to be word concurrent as observed by other CPUs.

Destructive overlap is said to exist when the result location is used as a source after the result has been stored, assuming processing to be performed one byte at a time.

The operands of MOVE WITH SOURCE KEY, MOVE WITH DESTINATION KEY, and MOVE STRING are accessed the same as those of MOVE (MVC), except that destructive overlap is assumed not to exist.

Except as noted in the individual instruction descriptions, accesses to operands of MOVE LONG, MOVE LONG EXTENDED, and MOVE LONG UNICODE do not necessarily appear to occur in a left-to-right direction as observed by other CPUs and by channel programs. The operands of these instructions do appear to be accessed doubleword concurrent, as observed by other CPUs, when all of the following are true:

- Both operands start on doubleword boundaries and are an integral number of doublewords in length.
- · The operands do not overlap.
- The nonpadding part of the operation is being executed.

The operands of COMPARE LOGICAL LONG, COMPARE LOGICAL LONG EXTENDED, and COMPARE LOGICAL LONG UNICODE appear to be accessed doubleword concurrent, as observed by other CPUs, when both operands start on doubleword boundaries and are an integral number of doublewords in length.

The operands of COMPARE LOGICAL STRING appear to be accessed doubleword concurrent, as observed by other CPUs, when both operands start on doubleword boundaries. The operand of SEARCH STRING appears to be accessed doubleword concurrent, as observed by other CPUs, when it starts on a doubleword boundary.

For EXCLUSIVE OR (XC), the operands are processed in a left-to-right direction, and, when the first and second operands coincide, all bytes accessed within a doubleword appear to be accessed concurrently as observed by other CPUs.

Programming Note: In the case of EXCLUSIVE OR (XC) designating operands which coincide exactly, the bytes within the field may appear to be accessed as many as three times, by two fetches and one store: once as the fetch portion of the first operand update, once as the second-operand fetch, and then once as the store portion of the first-operand update. Each of the three accesses appears to be doubleword concurrent as

observed by other CPUs, but the three accesses do not necessarily appear to occur one immediately after the other. One or both fetch accesses may be omitted since the instruction can be completed without fetching the operands.

Relation between Operand Accesses

As observed by other CPUs and by channel programs, storage-operand fetches associated with one instruction execution appear to precede all storage-operand references for conceptually subsequent instructions. A storage-operand store specified by one instruction appears to precede all storage-operand stores specified by conceptually subsequent instructions, but it does not necessarily precede storage-operand fetches specified conceptually subsequent instructions. However, a storage-operand store appears to precede a conceptually subsequent storageoperand fetch from the same main-storage location.

When an instruction has two storage operands both of which cause fetch references, it is unpredictable which operand is fetched first, or how much of one operand is fetched before the other operand is fetched. When the two operands overlap, the common locations may be fetched independently for each operand.

When an instruction has two storage operands the first of which causes a store and the second a fetch reference, it is unpredictable how much of the second operand is fetched before the results are stored. In the case of destructively overlapping operands, the portion of the second operand which is common to the first is not necessarily fetched from storage.

When an instruction has two storage operands the first of which causes an update reference and the second a fetch reference, it is unpredictable which operand is fetched first, or how much of one operand is fetched before the other operand is fetched. Similarly, it is unpredictable how much of the result is processed before it is returned to storage. In the case of destructively overlapping operands, the portion of the second operand

which is common to the first is not necessarily fetched from storage.

The independent fetching of a single location for each of two operands may affect the program execution in the following situation. When the same storage location is designated by two operand addresses of an instruction, and another CPU or a channel program causes the contents of the location to change during execution of the instruction, the old and new values of the location may be used simultaneously. For example, comparison of a field to itself may yield a result other than equal, or EXCLUSIVE-ORing of a field with itself may yield a result other than zero.

Other Storage References

The restart, program, supervisor-call, external, input/output, and machine-check PSWs appear to be accessed doubleword concurrent as observed by other CPUs. These references appear to occur after the conceptually previous unit of operation and before the conceptually subsequent unit of operation. The relationship between the new-PSW fetch, the old-PSW store, and the interruption-code store is unpredictable.

Store accesses for interruption codes are not necessarily single-access stores. The store accesses for the external and supervisor-call-interruption codes appear to occur between the conceptually previous and conceptually subsequent operations. The store accesses for the program-interruption codes may precede the storage-operand references associated with the instruction which results in the program interruption.

Serialization

The sequence of functions performed by a CPU is normally independent of the functions performed by other CPUs and by channel programs. Similarly, the sequence of functions performed by a channel program is normally independent of the functions performed by other channel programs and by CPUs. However, at certain points in its execution, serialization of the CPU occurs. Serialization also occurs at certain points for channel programs.

CPU Serialization

All interruptions and the execution of certain instructions cause a serialization of CPU operations. A serialization operation consists in completing all conceptually previous storage accesses by the CPU, as observed by other CPUs and by channel programs, before the conceptually subsequent storage accesses occur. Serialization affects the sequence of all CPU accesses to storage and to the storage keys, except for those associated with ART-table-entry and DAT-table-entry fetching.

Serialization is performed by CPU reset, all interruptions, and by the execution of the following instructions:

- The general instructions BRANCH ON CON-DITION (BCR) with the M₁ and R₂ field containing all ones and all zeros, respectively, and COMPARE AND SWAP, COMPARE DOUBLE AND SWAP, STORE CLOCK, SUPERVISOR CALL, and TEST AND SET.
- LOAD PSW, LOAD PSW EXTENDED, and SET STORAGE KEY EXTENDED.
- All I/O instructions.
- PURGE ALB, PURGE TLB, and SET PREFIX.
 PURGE ALB and SET PREFIX also cause the ALB to be cleared of all entries.
 PURGE TLB and SET PREFIX also cause the TLB to be cleared of all entries.
- SIGNAL PROCESSOR. The set-architecture SIGNAL PROCESSOR order causes serialization on all CPUs in the configuration.
- INVALIDATE PAGE TABLE ENTRY.
- · TEST BLOCK.
- MOVE TO PRIMARY, MOVE TO SEC-ONDARY, PROGRAM CALL, PROGRAM CALL FAST, PROGRAM TRANSFER, SET ADDRESS SPACE CONTROL, and SET SECONDARY ASN.
- PROGRAM RETURN when the state entry to be unstacked is a program-call state entry.
- PERFORM LOCKED OPERATION. Serialization is performed immediately after the lock is obtained and again immediately before it is

- released. However, values fetched from the parameter list before the lock is obtained are not necessarily refetched.
- The four trace functions—branch tracing, ASN tracing, mode tracing, and explicit tracing—cause serialization to be performed before the trace action and after completion of the trace action.
- · PAGE IN and PAGE OUT.
- COMPARE AND SWAP AND PURGE, which can also cause the ALB and the TLB to be cleared of all entries on all CPUs

The sequence of events associated with a serializing operation is as follows:

- All conceptually previous storage accesses by the CPU are completed as observed by other CPUs and by channel programs. This includes all conceptually previous stores and changes to the storage keys.
- 2. The normal function associated with the serializing operation is performed. In the case of instruction execution, operands are fetched, and the storing of results is completed. The exceptions are LOAD PSW, LOAD PSW EXTENDED, and SET PREFIX, in which the operand may be fetched before previous stores have been completed, and interruptions, in which the interruption code and associated fields may be stored prior to the serialization. The fetching of the serializing instruction occurs before the execution of the instruction and may precede the execution of previous instructions, but may not precede the completion of any previous serializing operation. In the case of an interruption, the old PSW, the interruption code, and other information, if any, are stored, and the new PSW is fetched, but not necessarily in that sequence.
- Finally, instruction fetch and operand accesses for conceptually subsequent operations may begin.

A serializing function affects the sequence of storage accesses that are under the control of the CPU in which the serializing function takes place. It does not affect the sequence of storage accesses under the control of other CPUs and of channel programs.

Programming Notes:

- 1. The following are some effects of a serializing operation:
 - a. When the execution of an instruction changes the contents of a storage location that is used as a source of a following instruction and when different addresses are used to designate the same absolute location for storing the result and fetching the instruction, a serializing operation following the change ensures that the modified instruction is executed.
 - b. When a serializing operation takes place, other CPUs and channel programs observe instruction and operand fetching and result storing to take place in the sequence established by the serializing operation.
- Storing into a location from which a serializing instruction is fetched does not necessarily affect the execution of the serializing instruction unless a serializing function has been performed after the storing and before the execution of the serializing instruction.
- Following is an example showing the effects of serialization. Location A initially contains X'FF'.

The BCR 15,0 instruction executed by CPU 1 is a serializing instruction that ensures that the store by CPU 1 at location A is completed. However, CPU 2 may loop indefinitely, or until

the next I/O or external interruption on CPU 2, because CPU 2 may already have fetched from location A for every execution of the CLI instruction. A serializing instruction must be in the CPU-2 loop to ensure that CPU 2 will again fetch from location A.

Channel-Program Serialization

Serialization of a channel program occurs as follows:

- All storage accesses and storage-key accesses by the channel program follow initiation of the execution of START SUB-CHANNEL, or, if suspended, RESUME SUBCHANNEL, as observed by CPUs and by other channel programs. This includes all accesses for the CCWs, IDAWs, and data.
- All storage accesses and storage-key accesses by the channel program are completed, as observed by CPUs and by other channel programs, before the subchannel status indicating status-pending with primary status is made available to any CPU.
- 3. If a CCW contains a PCI flag or a suspend flag which is one, all storage accesses and storage-key accesses due to CCWs preceding it in the CCW chain are completed, as observed by CPUs and by other channel programs, before the subchannel status indicating status-pending with intermediate status (PCI or suspended) is made available to any CPU.

The serialization of a channel program does not affect the sequence of storage accesses or storage-key accesses caused by other channel programs or by another CPU program.

Chapter 6. Interruptions

Interruption Action 6-2	Fixed-Point-Divide Exception	. 6-22
Interruption Code 6-5	Fixed-Point-Overflow Exception	. 6-22
Enabling and Disabling 6-6	HFP-Divide Exception	. 6-22
Handling of Floating Interruption Conditions 6-7	HFP-Exponent-Overflow Exception	. 6-22
Instruction-Length Code 6-7	HFP-Exponent-Underflow Exception .	. 6-22
Zero ILC 6-7	HFP-Significance Exception	. 6-23
ILC on Instruction-Fetching Exceptions . 6-8	HFP-Square-Root Exception	. 6-23
Exceptions Associated with the PSW 6-9	LX-Translation Exception	. 6-23
Early Exception Recognition 6-9	Monitor Event	. 6-23
Late Exception Recognition 6-10	Operand Exception	. 6-24
External Interruption 6-10	Operation Exception	. 6-24
Clock Comparator 6-11	Page-Translation Exception	. 6-25
CPU Timer 6-11	PC-Translation-Specification Exception	6-25
Emergency Signal 6-11	PER Event	. 6-25
ETR6-12	Primary-Authority Exception	. 6-26
External Call 6-12	Privileged-Operation Exception	. 6-26
Interrupt Key 6-12	Protection Exception	. 6-26
Malfunction Alert 6-12	Region-First-Translation Exception	. 6-27
Service Signal 6-13	Region-Second-Translation Exception	. 6-28
I/O Interruption	Region-Third-Translation Exception .	. 6-28
Machine-Check Interruption 6-13	Secondary-Authority Exception	. 6-28
Program Interruption 6-14	Segment-Translation Exception	
Data-Exception Code (DXC) 6-14	Space-Switch Event	. 6-29
Priority of Program Interruptions for	Special-Operation Exception	. 6-30
Data Exceptions 6-14	Specification Exception	
Program-Interruption Conditions 6-15	Stack-Empty Exception	
Addressing Exception 6-15	Stack-Full Exception	. 6-33
AFX-Translation Exception 6-18	Stack-Operation Exception	. 6-33
ALEN-Translation Exception 6-18	Stack-Specification Exception	. 6-33
ALE-Sequence Exception 6-18	Stack-Type Exception	
ALET-Specification Exception 6-18	Trace-Table Exception	. 6-33
ASCE-Type Exception 6-18	Translation-Specification Exception	
ASTE-Sequence Exception 6-19	Collective Program-Interruption Names .	
ASTE-Validity Exception 6-19	Recognition of Access Exceptions	
ASX-Translation Exception 6-20	Multiple Program-Interruption Conditions	
Crypto-Operation Exception 6-20	Access Exceptions	. 6-41
Data Exception 6-20	ASN-Translation Exceptions	
Decimal-Divide Exception 6-21	Subspace-Replacement Exceptions .	
Decimal-Overflow Exception 6-21	Trace Exceptions	
Execute Exception 6-21	Restart Interruption	
EX-Translation Exception 6-21	Supervisor-Call Interruption	
Extended-Authority Exception 6-21	Priority of Interruptions	. 6-46

The interruption mechanism permits the CPU to change its state as a result of conditions external to the configuration, within the configuration, or within the CPU itself. To permit fast response to conditions of high priority and immediate recogni-

tion of the type of condition, interruption conditions are grouped into six classes: external, input/output, machine check, program, restart, and supervisor call.

© Copyright IBM Corp. 1990-2001 **6-1**

Interruption Action

An interruption consists in storing the current PSW as an old PSW, storing information identifying the cause of the interruption, and fetching a new PSW. Processing resumes as specified by the new PSW.

The old PSW stored on an interruption normally contains the address of the instruction that would have been executed next had the interruption not occurred, thus permitting resumption of the interrupted program. For program and supervisor-call interruptions, the information stored also contains a code that identifies the length of the lastexecuted instruction, thus permitting the program to respond to the cause of the interruption. In the case of some program conditions for which the normal response is reexecution of the instruction causing the interruption, the instruction address directly identifies the instruction last executed.

Except for restart, an interruption can occur only when the CPU is in the operating state. The restart interruption can occur with the CPU in either the stopped or operating state.

The details of source identification, location determination, and instruction execution are explained in later sections and are summarized in Figure 6-1 on page 6-3.

Source Identification	Interruption Code		PSW- Mask Bits	Mask Bits in Ctrl Registers Reg, Bit	ILC Set	Execution of Instruction Identified by Old PSW
MACHINE CHECK (old PSW 352, new PSW 480)	Locations 232-239¹					
Exigent condition			13		u	terminated or
Repressible cond			13	14, 35-39	u	nullified² unaffected²
SUPERVISOR CALL (old PSW 320, new PSW 448)	Locations 138-139					
Instruction bits	00000000 sssssss				1,2	completed
PROGRAM	Locations 142-143					
(old PSW 336, new PSW 464)	Binary	Hex ³				
Operation Privileged oper Execute Protection	00000000 p0000001 00000000 p0000010 00000000 p0000011 00000000 p0000100	0001 0002 0003 0004			2,3	suppressed suppressed suppressed suppressed or
Addressing	00000000 p0000101	0005			1,2,3	terminated suppressed or
Specification	00000000 p0000110	0006			0,1,2,3	terminated suppressed or completed
Data	00000000 p0000111	0007			1,2,3	suppressed, terminated, or completed
Fixed-pt overflow Fixed-point divide	00000000 p0001000 00000000 p0001001	0008 0009	20			completed completed suppressed or completed
Decimal overflow Decimal divide HFP exp. overflow	00000000 p0001010 00000000 p0001011 00000000 p0001100	000A 000B 000C	21		2,3 1,2,3	completed suppressed completed
HFP exp. underflow HFP significance HFP divide Segment translation		000D 000E 000F 0010	22 23			completed suppressed nullified
Page translation Translation spec Special operation Operand Trace table	00000000 p0010001 00000000 p0010010 00000000 p0010011 00000000 p0010101 00000000 p0010110	0011 0012 0013 0015 0016		0, 33	1,2,3 1,2,3 1,2,3 2 1,2	nullified suppressed suppressed suppressed nullified
Space-switch event HFP square root PC-trans1 spec	00000000 p0011100 00000000 p0011101 00000000 p0011111	0010 001C 001D 001F		1, 57	0,1,2	completed suppressed suppressed

Figure 6-1 (Part 1 of 4). Interruption Action

Ι

Source Identification	Interruption Code		PSW- Mask Bits	Mask Bits in Ctrl Registers Reg, Bit	ILC Set	Execution of Instruction Identified by Old PSW
AFX translation ASX translation LX translation EX translation Primary authority Secondary auth ALET specification ALEN translation ALE sequence ASTE validity ASTE sequence Extended authority Stack full Stack empty Stack specification Stack type Stack operation ASCE type Region first trans Region second trans Region third trans Monitor event PER event Crypto operation	00000000 p0100000 00000000 p0100001 00000000 p0100011 00000000 p0100101 00000000 p0100101 00000000 p0100101 00000000 p0101000 00000000 p0101001 00000000 p0101011 00000000 p0101011 00000000 p0101011 00000000 p0101101 00000000 p0101001 00000000 p0101001 00000000 p0101001 00000000 p0110010 00000000 p0110011 00000000 p0110011 00000000 p0110011 00000000 p0111011 00000000 p0111011 00000000 p0111011 00000000 p0111011 00000000 p0111011	0020 0021 0022 0023 0024 0025 0028 0029 002A 002B 002C 002D 0030 0031 0032 0033 0034 0038 0039 003A 003B 0040 0080 0119	1	8, 32-47 9, 32-36	1,2,3 1,2,3 1,2,3 1,2,3 2 1,2 1,2 1,2 1,2,3 1,2,3 1,2,3 2	nullified nullified nullified nullified nullified nullified suppressed nullified
EXTERNAL	Locations 134-135	I				
(old PSW 304, new PSW 432)	Binary	Hex³				
Interrupt key Clock comparator CPU timer Malfunction alert Emergency signal External call ETR Service signal	00000000 01000000 00010000 00000100 00010000 00000101 00010010 00000000	0040 1004 1005 1200 1201 1202 1406 2401	7 7 7 7 7 7 7	0, 57 0, 52 0, 53 0, 48 0, 49 0, 50 0, 59 0, 54	u u u u u u	unaffected unaffected unaffected unaffected unaffected unaffected unaffected unaffected

Figure 6-1 (Part 2 of 4). Interruption Action

Source Identification	Interruption Code	PSW- Mask Bits	Mask Bits in Ctrl Registers Reg, Bit	ILC	Execution of Instruction Identified by Old PSW
INPUT/OUTPUT (old PSW 368, new PSW 496) I/O-interruption subclass	Locations 184-191	6	6, 32-39	u	unaffected
RESTART (old PSW 288, new PSW 416) Restart key	None			u	unaffected

Explanation:

Locations for the old PSWs, new PSWs, and interruption codes are real locations. ¹ A model-independent machine-check interruption code of 64 bits is stored at

real locations 232-239.

² The effect of the machine-check condition is indicated by bits in the machine-check-interruption code. The setting of these bits indicates the extent of the damage and whether the unit of operation is nullified, terminated, or unaffected.

- ³ The interruption code in the column labeled "Hex" is the hex code for the basic interruption; this code does not show the effects of concurrent interruption conditions represented by n or p in the column labeled "Binary."
- 4 Bits 32-39 of control register 6 provide detailed masking of I/O-interruption subclasses 0-7 respectively.
- When the interruption code indicates a PER event, an ILC of 0 may be stored only when bits 8-15 of the interruption code are 10000110 (PER, specification).
- 6 The unit of operation is completed, unless a program exception concurrently indicated causes the unit of operation to be nullified, suppressed, or terminated.

Figure 6-1 (Part 3 of 4). Interruption Action

Explanation (Continued):

- n A possible nonzero code indicating another concurrent program-interruption condition
- p If one, the bit indicates a concurrent PER-event interruption condition.
- s Bits of the I field of SUPERVISOR CALL.
- u Not stored.

Figure 6-1 (Part 4 of 4). Interruption Action

Interruption Code

The six classes of interruptions (external, I/O, machine check, program, restart, and supervisor call) are distinguished by the storage locations at which the old PSW is stored and from which the new PSW is fetched. For most classes, the causes are further identified by an interruption code and, for some classes, by additional informa-

tion placed in permanently assigned real storage locations during the interruption. (See also "Assigned Storage Locations" on page 3-51.) For external, program, and supervisor-call interruptions, the interruption code consists of 16 bits.

For external interruptions, the interruption code is stored at real locations 134-135. A parameter may be stored at real locations 128-131, or a CPU address may be stored at real locations 132-133.

For I/O interruptions, the I/O-interruption code is stored at real locations 184-191. The I/O-interruption code consists of a 32-bit subsystem-identification word and a 32-bit interruption parameter.

For machine-check interruptions, the interruption code consists of 64 bits and is stored at real locations 232-239. Additional information for identifying the cause of the interruption and for recovering the state of the machine may be provided by the contents of the machine-check failing-storage address and the contents of the fixed-logout and machine-check-save areas. (See Chapter 11, "Machine-Check Handling.")

For program interruptions, the interruption code is stored at real locations 142-143, and the instruction-length code is stored in bit positions 5 and 6 of real location 141. Further information may be provided in the form of the data-exception code (DXC), monitor-class number, PER code, addressing-and-translation-mode identification, PER address, exception access identification, PER access identification, operand-access identification, translation-exception identification, and monitor code, which are stored at real locations 144-162 and 168-183.

Enabling and Disabling

By means of mask bits in the current PSW, floating-point-control (FPC) register, and control registers, the CPU may be enabled or disabled for all external, I/O, and machine-check interruptions and for some program interruptions. When a mask bit is one, the CPU is enabled for the corresponding class of interruptions, and those interruptions can occur.

When a mask bit is zero, the CPU is disabled for the corresponding interruptions. The conditions that cause I/O interruptions remain pending. External-interruption conditions either remain pending or persist until the cause is removed. Machine-check-interruption conditions, depending on the type, are ignored, remain pending, or cause the CPU to enter the check-stop state. The disallowed program-interruption conditions are ignored, except that some causes are indicated also by the setting of the condition code, and IEEE exceptions set flags in the FPC register. The setting of the HFP-significance and

HFP-exponent-underflow program-mask bits affects the manner in which HFP operations are completed when the corresponding condition occurs. Similarly, the setting of the IEEE mask bits in the FPC register affects the manner in which BFP operations are completed when the corresponding condition occurs.

Programming Notes:

- 1. Mask bits in the PSW provide a means of disallowing most maskable interruptions; thus, subsequent interruptions can be disallowed by the new PSW introduced by an interruption. Furthermore, the mask bits can be used to establish a hierarchy of interruption priorities, where a condition in one class can interrupt the program handling a condition in another class but not vice versa. To prevent an interruption-handling routine from being interrupted before the necessary housekeeping steps are performed, the new PSW must disable the CPU for further interruptions within the same class or within a class of lower priority.
- 2. Because the mask bits in control registers are not changed as part of the interruption procedure, these masks cannot be used to prevent an interruption immediately after a previous interruption in the same class. The mask bits in control registers provide a means for selectively enabling the CPU for some sources and disabling it for others within the same class.
- 3. Controlling bits exist for several program interruptions, but with no mask bit in the PSW. Such bits include the IEEE mask bits in the FPC register, the monitor masks in bit positions 48-63 of control register 8, and the primary space-switch-event-control bit, bit 57 of control register 1. A bit of this nature is somewhat arbitrarily considered to be a "mask" bit only if the polarity is such that interruption is enabled when the bit is one. Thus, for example, the SSM-suppression-control bit, bit 33 of control register 0, is considered to be a mask bit, while the AFP-register-control bit, bit 45 of control register 0, is not. Regardless of the polarity of such control bits, to avoid another program interruption, an interruptionhandling routine must avoid issuing instructions subject to these bits until they have been set appropriately.

Handling of Floating Interruption Conditions

An interruption condition which can be presented to any CPU in the configuration is called a floating interruption condition. The condition is presented to the first CPU in the configuration which is enabled for the corresponding interruption and which can perform the interruption, and then the condition is cleared and not presented to any other CPU in the configuration. A CPU cannot perform the interruption when it is in the checkstop state, has an invalid prefix, is in a string of program interruptions due to a specification exception of the type which is recognized early or is in the stopped state. However, a CPU with the rate control set to instruction step can perform the interruption when the start key is activated.

Service signal, I/O, and certain machine-check conditions are floating interruption conditions.

Instruction-Length Code

The instruction-length code (ILC) occupies two bit positions and provides the length of the last instruction executed. It permits identifying the instruction causing the interruption when the instruction address in the old PSW designates the next sequential instruction. The ILC is provided also by the BRANCH AND LINK instructions in the 24-bit addressing mode.

The ILC for program and supervisor-call interruptions is stored in bit positions 5 and 6 of the bytes at real locations 141 and 137, respectively. For external, I/O, machine-check, and restart interruptions, the ILC is not stored since it cannot be related to the length of the last-executed instruction.

For supervisor-call and program interruptions, a nonzero ILC identifies in halfwords the length of the instruction that was last executed. That instruction may be one for which a specification exception was recognized due to an odd instruction address or for which an access exception (addressing, ASCE-type, page-translation, protection, region-translation, segment-translation, or translation-specification) was recognized during the fetching of the instruction. Whenever an instruction is executed by means of EXECUTE,

instruction-length code 2 is set to indicate the length of EXECUTE and not that of the target instruction.

The value of a nonzero instruction-length code is related to the leftmost two bits of the instruction. The value does not depend on whether the operation code is assigned or on whether the instruction is installed. The following table summarizes the meaning of the instruction-length code:

ILC		Instr Bits	Instruction
Decimal	Binary	0-1	Length
0 1 2 2 3	00 01 10 10	01 10	Not available One halfword Two halfwords Two halfwords Three halfwords

Zero ILC

Instruction-length code 0, after a program interruption, indicates that the instruction address stored in the old PSW does not identify the instruction causing the interruption.

An ILC of 0 occurs when a specification exception due to a PSW-format error is recognized as part of early exception recognition and the PSW has been introduced by LOAD PSW, LOAD PSW EXTENDED, PROGRAM RETURN, or an inter-(See "Exceptions Associated with the ruption. PSW" on page 6-9.) In the case of LOAD PSW, **PSW** EXTENDED, LOAD or **PROGRAM** RETURN, the instruction address of the instruction or of EXECUTE has been replaced by the instruction address in the new PSW. When the invalid PSW is introduced by an interruption, the PSW-format error cannot be attributed to an instruction.

In the case of LOAD PSW, LOAD PSW EXTENDED, PROGRAM RETURN, and the supervisor-call interruption, a PER event may be indicated concurrently with a specification exception having an ILC of 0.

In the case of a PROGRAM RETURN instruction that causes both a space-switch event and a PSW-format error, the space-switch event is recognized, but it is unpredictable whether the ILC is 0 or 1, or 0 or 2 if EXECUTE was used.

ILC on Instruction-Fetching Exceptions

When a program interruption occurs because of an exception that prohibits access to the instruction, the instruction is considered to have been executed, but the instruction-length code cannot be set on the basis of the first two bits of the instruction. As far as the significance of the ILC for this case is concerned, the following two situations are distinguished:

- 1. When an odd instruction address causes a specification exception to be recognized or when an addressing, protection, or translation-specification exception is encountered on fetching an instruction, the ILC is set to 1, 2, or 3, indicating the multiple of 2 by which the instruction address has been incremented. It is unpredictable whether the instruction address is incremented by 2, 4, or 6. By reducing the instruction address in the old PSW by the number of halfword locations indicated in the ILC, the instruction address originally appearing in the PSW may be obtained.
- When an ASCE-type, region-translation, segment-translation, or page-translation exception is recognized while fetching an instruction, the ILC is arbitrarily set to 1, 2, or 3. In this case, the operation is nullified, and the instruction address is not incremented.

The ILC is not necessarily related to the first two bits of the instruction when the first halfword of an instruction can be fetched but an access exception is recognized on fetching the second or third halfword. The ILC may be arbitrarily set to 1, 2, or 3 in these cases. The instruction address is or is not updated, as described in situations 1 and 2 above.

When any exceptions are encountered on fetching the target instruction of EXECUTE, the ILC is 2.

Programming Notes:

- A nonzero instruction-length code for a program interruption indicates the number of halfword locations by which the instruction address in the program old PSW must be reduced to obtain the instruction address of the last instruction executed, unless one of the following situations exists:
 - a. The interruption is caused by an exception resulting in nullification.

- An interruption for a PER event occurs before the execution of an interruptible instruction is completed, and no other program-interruption condition is indicated concurrently.
- c. The interruption is caused by a PER event or space-switch event due to LOAD PSW, LOAD PSW EXTENDED, or a branch or linkage instruction, including SUPER-VISOR CALL (but not including MONITOR CALL).
- d. The interruption is caused by an addressing exception or protection exception for the storage operand of a LOAD CONTROL instruction that loads the control register (1 or 13) containing the address-space-control element that specifies the address space from which instructions are fetched.

For situations a and b above, the instruction address in the PSW is not incremented, and the instruction designated by the instruction address is the same as the last one executed. These situations are the only ones in which the instruction address in the old PSW identifies the instruction causing the exception. Situation b can be distinguished from a PER event indicated after completion of an interruptible or noninterruptible instruction in that, for situation b, the instruction address in the PSW is the same as the PER address in the doubleword at real location 152.

For situation c, the instruction address has been replaced as part of the operation, and the address of the last instruction executed cannot be calculated using the one appearing in the program old PSW.

For situation d, the effective address of the last instruction executed can be calculated, but, since the address-space-control element for the instruction address space is unpredictable, the corresponding real address is unknown.

2. The instruction-length code (ILC) is redundant when a PER event is indicated since the PER address in the doubleword at real location 152 identifies the instruction causing the interruption (or the EXECUTE instruction, as appropriate). Similarly, the ILC is redundant when the operation is nullified, since in this case the instruction address in the PSW is not incremented. If the ILC value is required in this case, it can be derived from the operation code of the instruction identified by the old PSW.

- 3. The address of the last instruction executed before a program interruption is insufficient to locate the program problem if one of the following situations exists:
 - a. The interruption is caused by an access exception encountered in fetching an instruction, and the instruction address was introduced into the PSW by a means other than sequential operation (by a branch or linkage instruction, LOAD PSW, LOAD PSW EXTENDED, an interruption, or conclusion of an IPL sequence).
 - b. The interruption is caused by a specification exception due to an odd instruction address, which necessarily also results from introduction of an instruction address into the PSW.
 - c. The interruption is caused by an early specification exception due to a STORE THEN OR SYSTEM MASK or SET SYSTEM MASK instruction that switches to or from the real mode while introducing invalid values in bit positions 0-7 of the PSW.

For situations a and b, the instruction address was replaced by the operation preceding the last instruction execution, and the address of the program location related to that preceding operation is unavailable.

For situation c, the address of the last instruction executed is available, but the corresponding real address is unknown.

4. The address of the last instruction executed is not available when an interruption is caused by an early specification exception due to a LOAD PSW, LOAD PSW EXTENDED, or PROGRAM RETURN instruction or an interruption.

Exceptions Associated with the PSW

Exceptions associated with erroneous information in the current PSW may be recognized when the information is introduced into the PSW or may be recognized as part of the execution of the next instruction. Errors in the PSW which are specification-exception conditions are called PSW-format errors.

Early Exception Recognition

For the following error conditions, a program interruption for a specification exception occurs immediately after the PSW becomes active:

- Any of the unassigned bits (0, 2-4, 24-30, or 33-63) is a one.
- Bit 12 is a one.
- Bits 31 and 32 are zero and one, respectively, and bits 64-96 are not all zeros.
- Bits 31 and 32 are both zero, and bits 64-103 are not all zeros.
- Bits 31 and 32 are one and zero, respectively.

The interruption occurs regardless of whether the wait state is specified. If the invalid PSW causes the CPU to become enabled for a pending I/O, external, or machine-check interruption, the program interruption occurs instead, and the pending interruption is subject to the mask bits of the new PSW introduced by the program interruption.

When an interruption or the execution of LOAD PSW, LOAD PSW EXTENDED, or PROGRAM RETURN introduces a PSW with one of the above error conditions, the instruction-length code is set to 0, and the newly introduced PSW is stored unmodified as the old PSW. When one of the above error conditions is introduced by execution of SET SYSTEM MASK or STORE THEN OR SYSTEM MASK, the instruction-length code is set to 2, and the instruction address is incremented by 4. The PSW containing the invalid value introduced into the system-mask field is stored as the old PSW.

Late Exception Recognition

For the following conditions, the exception is recognized as part of the execution of the next instruction:

- · A specification exception is recognized due to an odd instruction address in the PSW (PSW bit 127 is one).
- An access exception (addressing, ASCE-type, page-translation, protection, region-translation, segment-translation, or translationspecification) is associated with the location designated by the instruction address or with the location of the second or third halfword of the instruction starting at the designated instruction address.

The instruction-length code and instruction address stored in the program old PSW under these conditions are discussed in "ILC on Instruction-Fetching Exceptions" on page 6-8.

If an I/O, external, or machine-check-interruption condition is pending and the PSW causes the CPU to be enabled for that condition, the corresponding interruption occurs, and the PSW is not inspected for exceptions which are recognized late. Similarly, a PSW specifying the wait state is not inspected for exceptions which are recognized late.

Programming Notes:

- 1. The execution of LOAD ADDRESS SPACE PARAMETERS, LOAD PSW, LOAD PSW EXTENDED, PROGRAM CALL, PROGRAM RETURN, PROGRAM TRANSFER, RESUME PROGRAM, SET PREFIX, SET SECONDARY ASN, SET SYSTEM MASK, STORE THEN AND SYSTEM MASK, and STORE THEN OR SYSTEM MASK is suppressed on an addressing or protection exception, and hence the program old PSW provides information concerning the program causing the exception.
- 2. When the first halfword of an instruction can be fetched but an access exception is recognized on fetching the second or third halfword, the ILC is not necessarily related to the operation code.
- 3. If the new PSW introduced by an interruption contains a PSW-format error, a string of interruptions may occur. (See "Priority of Interruptions" on page 6-46.)

External Interruption

The external interruption provides a means by which the CPU responds to various signals originating from either inside or outside the configuration.

An external interruption causes the old PSW to be stored at real locations 304-319 and a new PSW to be fetched from real locations 432-447.

The source of the interruption is identified in the interruption code which is stored at real locations 134-135. The instruction-length code is not stored.

Additionally, for the malfunction-alert, emergencysignal, and external-call conditions, a 16-bit CPU address is associated with the source of the interruption and is stored at real locations 132-133. When the CPU address is stored, bit 6 of the interruption code is set to one. For all other conditions, no CPU address is stored, bit 6 of the interruption code is set to zero, and zeros are stored at real locations 132-133.

For the ETR and service-signal interruptions, a 32-bit parameter is associated with the interruption and is stored at real locations 128-131. Bit 5 of the external-interruption code indicates that a parameter has been stored. When bit 5 is zero, the contents of real locations 128-131 remain unchanged.

External-interruption conditions are of two types: those for which an interruption-request condition is held pending, and those for which the condition directly requests the interruption. Clock comparator and CPU timer are conditions which directly request external interruptions. If a condition which directly requests an external interruption is removed before the request is honored, the request does not remain pending, and no interruption occurs. Conversely, the request is not cleared by the interruption, and, if the condition persists, more than one interruption may result from a single occurrence of the condition.

When several interruption requests for a single source are generated before the interruption occurs, and the interruption condition is of the type which is held pending, only one request for that source is preserved and remains pending.

An external interruption for a particular source can occur only when the CPU is enabled for interruption by that source. The external interruption occurs at the completion of a unit of operation. The external mask, PSW bit 7, and external subclass-mask bits in control register 0 control whether the CPU is enabled for a particular source. Each source for an external interruption has a subclass-mask bit assigned to it, and the source can cause an interruption only when the external-mask bit is one and the corresponding subclass-mask bit is one.

When the CPU becomes enabled for a pending external-interruption condition, the interruption occurs at the completion of the instruction execution or interruption that causes the enabling.

More than one source may present a request for an external interruption at the same time. When the CPU becomes enabled for more than one concurrently pending request, the interruption occurs for the pending condition or conditions having the highest priority.

The priorities for external-interruption requests in descending order are as follows:

- Interrupt key
- · Malfunction alert
- Emergency signal
- External call
- · Clock comparator
- CPU timer
- ETR
- Service signal

All requests are honored one at a time. When more than one emergency-signal request exists at a time or when more than one malfunction-alert request exists at a time, the request associated with the smallest CPU address is honored first.

Clock Comparator

An interruption request for the clock comparator exists whenever either of the following conditions is met:

 The TOD clock is in the set or not-set state, and the value of the clock comparator is less than the value in the compared portion of the TOD clock, both compare values being considered unsigned binary integers. 2. The TOD clock is in the error or notoperational state.

If the condition responsible for the request is removed before the request is honored, the request does not remain pending, and no interruption occurs. Conversely, the request is not cleared by the interruption, and, if the condition persists, more than one interruption may result from a single occurrence of the condition.

When the TOD clock is set or changes state, interruption conditions, if any, that are due to the clock comparator may or may not be recognized for up to 1.048576 seconds after the change.

The subclass-mask bit is in bit position 52 of control register 0. This bit is initialized to zero.

The clock-comparator condition is indicated by an external-interruption code of 1004 hex.

CPU Timer

An interruption request for the CPU timer exists whenever the CPU-timer value is negative (bit 0 of the CPU timer is one). If the value is made positive before the request is honored, the request does not remain pending, and no interruption occurs. Conversely, the request is not cleared by the interruption, and, if the condition persists, more than one interruption may occur from a single occurrence of the condition.

When the TOD clock is set or changes state, interruption conditions, if any, that are due to the CPU timer may or may not be recognized for up to 1.048576 seconds after the change.

The subclass-mask bit is in bit position 53 of control register 0. This bit is initialized to zero.

The CPU-timer condition is indicated by an external-interruption code of 1005 hex.

Emergency Signal

An interruption request for an emergency signal is generated when the CPU accepts the emergency-signal order specified by a SIGNAL PROCESSOR instruction addressing this CPU. The instruction may have been executed by this CPU or by another CPU in the configuration. The request is preserved and remains pending in the receiving

CPU until it is cleared. The pending request is cleared when it causes an interruption and by CPU reset.

Facilities are provided for holding a separate emergency-signal request pending in the receiving CPU for each CPU in the configuration, including the receiving CPU itself.

The subclass-mask bit is in bit position 49 of control register 0. This bit is initialized to zero.

The emergency-signal condition is indicated by an external-interruption code of 1201 hex. address of the CPU that executed the SIGNAL PROCESSOR instruction is stored at real locations 132-133.

ETR

An interruption request for the ETR is generated when a port-availability change occurs at any port in the current CPC-port group or when an ETR alert occurs. The terms specific to the ETR are not defined in this publication.

If the same ETR condition occurs more than once before the interruption occurs, the request is generated only once. The request is generated for all CPUs in the configuration.

The subclass-mask bit is in bit position 59 of control register 0. This bit is initialized to zero.

The ETR condition is indicated by an externalinterruption code of 1406 hex.

External Call

An interruption request for an external call is generated when the CPU accepts the external-call order specified by a SIGNAL PROCESSOR instruction addressing this CPU. The instruction may have been executed by this CPU or by another CPU in the configuration. The request is preserved and remains pending in the receiving CPU until it is cleared. The pending request is cleared when it causes an interruption and by CPU reset.

Only one external-call request, along with the processor address, may be held pending in a CPU at a time.

The subclass-mask bit is in bit position 50 of control register 0. This bit is initialized to zero.

The external-call condition is indicated by an external-interruption code of 1202 hex. The address of the CPU that executed the SIGNAL PROCESSOR instruction is stored at real locations 132-133.

Interrupt Key

An interruption request for the interrupt key is generated when the operator activates that key. The request is preserved and remains pending in the CPU until it is cleared. The pending request is cleared when it causes an interruption and by CPU reset.

When the interrupt key is activated while the CPU is in the load state, it depends on the model whether an interruption request is generated or the condition is lost.

The subclass-mask bit is in bit position 57 of control register 0. This bit is initialized to one.

The interrupt-key condition is indicated by an external-interruption code of 0040 hex.

Malfunction Alert

An interruption request for a malfunction alert is generated when another CPU in the configuration enters the check-stop state or loses power. The request is preserved and remains pending in the receiving CPU until it is cleared. The pending request is cleared when it causes an interruption and by CPU reset.

Facilities are provided for holding a separate malfunction-alert request pending in the receiving CPU for each of the other CPUs in the configuration. Removal of a CPU from the configuration does not generate a malfunction-alert condition.

The subclass-mask bit is in bit position 48 of control register 0. This bit is initialized to zero.

The malfunction-alert condition is indicated by an external-interruption code of 1200 hex. address of the CPU that generated the condition is stored at real locations 132-133.

Service Signal

An interruption request for a service signal is generated upon the completion of certain configuration-control and maintenance functions, such as those initiated by means of the modeldependent DIAGNOSE instruction. A 32-bit parameter is provided with the interruption to assist the program in determining the operation for which the interruption is reported.

Service signal is a floating interruption condition and is presented to the first CPU in the configuration which can perform the interruption. The interruption condition is cleared when it causes an interruption in any one of the CPUs and also by subsystem reset.

The subclass-mask bit is in bit position 54 of control register 0. This bit is initialized to zero.

The service-signal condition is indicated by an external-interruption code of 2401 hex. A 32-bit parameter is stored at real locations 128-131.

I/O Interruption

The input/output (I/O) interruption provides a means by which the CPU responds to conditions originating in I/O devices and the channel subsystem.

A request for an I/O interruption may occur at any time, and more than one request may occur at the The requests are preserved and same time. remain pending until accepted by a CPU, or until cleared by some other means, such as subsystem reset.

The I/O interruption occurs at the completion of a unit of operation. Priority is established among requests so that in each CPU only one interruption request is processed at a time. Priority among requests for interruptions of differing I/O-interruption subclasses is according to the numerical value of the I/O-interruption subclass (with zero having the highest priority), in conjunction with the I/O-interruption subclass-mask settings in control register 6. For more details, see Chapter 16, "I/O Interruptions."

When a CPU becomes enabled for I/O interruptions and the channel subsystem has established priority for a pending I/O-interruption condition, the interruption occurs at the completion of the instruction execution or interruption that causes the enabling.

An I/O interruption causes the old PSW to be stored at real locations 368-383 and a new PSW to be fetched from real locations 496-511. Additional information, in the form of an eight-byte I/O-interruption code, is stored at real locations 184-191. The I/O-interruption code consists of a 32-bit subsystem-identification word and a 32-bit interruption parameter.

An I/O interruption can occur only while a CPU is enabled for the interruption subclass presenting the request. The I/O-mask bit, bit 6 of the PSW, and the I/O-interruption subclass mask in control register 6 determine whether the CPU is enabled for a particular I/O interruption.

interruptions are grouped into eiaht I/O-interruption subclasses, numbered from 0-7. Each I/O-interruption subclass has an associated I/O-interruption subclass-mask bit in bit positions 32-39 of control register 6. Each subchannel has an I/O-interruption subclass value associated with it. The CPU is enabled for I/O interruptions of a particular I/O-interruption subclass only when PSW bit 6 is one and the associated I/O-interruption subclass-mask bit in control register 6 is also one. If the corresponding I/O-interruption subclass-mask bit is zero, then the CPU is disabled for I/O interruptions with that subclass value. I/O interruptions for all subclasses are disallowed when PSW bit 6 is zero.

Machine-Check Interruption

The machine-check interruption is a means for reporting to the program the occurrence of equipment malfunctions. Information is provided to assist the program in determining the source of the fault and extent of the damage.

A machine-check interruption causes the old PSW to be stored at real locations 352-367 and a new PSW to be fetched from real locations 480-495.

The cause and severity of the malfunction are identified by a 64-bit machine-check-interruption code stored at real locations 232-239. Further information identifying the cause of the interruption

and the location of the fault may be stored at real locations 244-255 and 4608-5119.

The interruption action and the storing of the associated information are under the control of PSW bit 13 and bits in control register 14. See Chapter 11, "Machine-Check Handling" for more detailed information.

Program Interruption

Program interruptions are used report exceptions and events which occur during execution of the program.

A program interruption causes the old PSW to be stored at real locations 336-351 and a new PSW to be fetched from real locations 464-479.

The cause of the interruption is identified by the interruption code. The interruption code is placed at real locations 142-143, the instruction-length code is placed in bit positions 5 and 6 of the byte at real location 141 with the rest of the bits set to zeros, and zeros are stored at real location 140. For some causes, additional information identifying the reason for the interruption is stored at real locations 144-183.

Except for PER events and the crypto-operation exception, the condition causing the interruption is indicated by a coded value placed in the rightmost seven bit positions of the interruption code. Only one condition at a time can be indicated. Bits 0-7 of the interruption code are set to zeros.

PER events are indicated by setting bit 8 of the interruption code to one. When this is the only condition, bits 0-7 and 9-15 are also set to zeros. When a PER event is indicated concurrently with another program-interruption condition, bit 8 is one, and bits 0-7 and 9-15 are set as for the other I condition.

I The crypto-operation exception is indicated by an I interruption code of 0119 hex, or 0199 hex if a I PER event is also indicated.

The crypto-operation exception is indicated by an interruption code of 0119 hex, or 0199 hex if a PER event is also indicated.

When there is a corresponding mask bit, a program interruption can occur only when that mask bit is one. The program mask in the PSW controls four of the exceptions, the IEEE masks in the FPC register control the IEEE exceptions, bit 33 in control register 0 controls whether SET SYSTEM MASK causes a special-operation exception, bits 48-63 in control register 8 control interruptions due to monitor events, and a hierarchy of masks control interruptions due to PER events. When any controlling mask bit is zero, the condition is ignored; the condition does not remain pending.

Programming Notes:

- 1. When the new PSW for a program interruption has a PSW-format error or causes an exception to be recognized in the process of instruction fetching, a string of program interruptions may occur. See "Priority of Interruptions" on page 6-46 for a description of how such strings are terminated.
- 2. Some of the conditions indicated as program exceptions may be recognized also by the channel subsystem, in which case the exception is indicated in the subchannel-status word or extended-status word.

Data-Exception Code (DXC)

When a data exception causes a program interruption, a data-exception code (DXC) is stored at location 147, and zeros are stored at locations The DXC distinguishes between the various types of data-exception conditions. When the AFP-register (additional floating-point register) control bit, bit 45 of control register 0, is one, the DXC is also placed in the DXC field of the floating-point-control (FPC) register. The DXC field in the FPC register remains unchanged when any other program exception is reported. The DXC is an 8-bit code indicating the specific cause of a data exception. The data exceptions and data-exception codes are shown in Figure 6-2 on page 6-15 and Figure 6-3 on page 6-16.

Priority of Program Interruptions for Data Exceptions

When more than one data exception applies and is enabled, the exception with the smallest DXC value is reported. Thus, for example, DXC 2 (BFP instruction) takes precedence over any IEEE exception condition.

When both a specification exception and an AFP-register data exception apply, it is unpredictable which one is reported.

DXC	
(Hex)	Data Exception
00	Decimal operand
01	AFP register
02	BFP instruction
08	IEEE inexact and truncated
0C	IEEE inexact and incremented
10	IEEE underflow, exact
18	IEEE underflow, inexact and truncated
1C	IEEE underflow, inexact and incremented
20	IEEE overflow, exact
28	IEEE overflow, inexact and truncated
2C	IEEE overflow, inexact and incremented
40	IEEE division by zero
80	IEEE invalid operation

Figure 6-2. Data-exception codes (DXC)

Program-Interruption Conditions

The following is a detailed description of each program-interruption condition.

Addressing Exception

An addressing exception is recognized when the CPU attempts to reference a main-storage location that is not available in the configuration. A main-storage location is not available in the configuration when the location is not installed, when the storage unit is not in the configuration, or when power is off in the storage unit. An address designating a storage location that is not available in the configuration is referred to as invalid.

The operation is suppressed when the address of the instruction is invalid. Similarly, the operation is suppressed when the address of the target instruction of EXECUTE is invalid. Also, the unit of operation is suppressed when an addressing exception is encountered in accessing a table or table entry. The tables and table entries to which

the rule applies are the dispatchable-unit-control table, the primary ASN-second-table entry, and entries in the access list, region first table, region second table, region third table, segment table, page table, linkage table, entry table, ASN first table, ASN second table, authority table, linkage stack, and trace table. Addressing exceptions result in suppression when they are encountered for references to the region first table, region second table, region third table, segment table, and page table, in both implicit references for dynamic address translation and references associated with the execution of LOAD REAL ADDRESS, STORE REAL ADDRESS, and TEST PROTECTION. Similarly, addressing exceptions for accesses to the dispatchable-unit-control table, primary ASN-second-table entry, access list, ASN second table, or authority table result in suppression when they are encountered in accessregister translation done either implicitly or as part of LOAD REAL ADDRESS, STORE REAL ADDRESS, TEST ACCESS, or TEST PRO-TECTION. Except for some specific instructions whose execution is suppressed, the operation is terminated for an operand address that can be translated but designates an unavailable location. See Figure 6-4 on page 6-17.

For termination, changes may occur only to result fields. In this context, the term "result field" includes the condition code, registers, and any storage locations that are provided and that are designated to be changed by the instruction. Therefore, if an instruction is due to change only the contents of a field in storage, and every byte of the field is in a location that is not available in the configuration, the operation is suppressed. When part of an operand location is available in the configuration and part is not, storing may be performed in the part that is available in the configuration.

When an addressing exception occurs during the fetching of an instruction or during the fetching of a DAT table entry associated with an instruction fetch, it is unpredictable whether the ILC is 1, 2, or 3. When the exception is associated with fetching the target of EXECUTE, the ILC is 2.

In all cases of addressing exceptions not associated with instruction fetching, the ILC is 1, 2, or 3, indicating the length of the instruction that caused the reference.

Exception	Applicable Instruction Types	Effect of CR0.45	FPC Mask	FPC Flag	DXC (Binary)	Interruption Action	DXC Placed in Real Loc 147	DXC Placed in FPC Byte 2
Decimal operand	Decimal ¹	0	none	none	0000	Suppress or	Yes	No
		1			0000	Terminate	Yes	Yes
AFP register	FPS & HFP	0*	none	none	0000 0001	Suppress	Yes	No
BFP instruction	BFP	0*	none	none	0000 0010	Suppress	Yes	No
IEEE invalid operation	BFP	1*	0.0	1.0	1000 0000	Suppress	Yes	Yes
IEEE division by zero	BFP	1*	0.1	1.1	0100 0000	Suppress	Yes	Yes
IEEE overflow	BFP	1*	0.2	1.2	0010 xy00	Complete	Yes	Yes
IEEE underflow	BFP	1*	0.3	1.3	0001 xy00	Complete	Yes	Yes
IEEE inexact	BFP	1*	0.4	1.4	0000 1y00	Complete	Yes	Yes

Explanation:

- Decimal-operand data exception applies to the decimal instructions (Chapter 8) and the general instructions COMPRESSION CALL and CONVERT TO BINARY (Chapter 7).
- 0* This exception is recognized only when CR0.45 is zero.
- This exception is recognized only when CR0.45 is one. 1*
- For IEEE overflow and IEEE underflow, bits 4 and 5 of the DXC are set to 00, 10, or 11 binary, ху indicating that the result is exact, inexact and truncated, or inexact and incremented, respectively.
- For IEEE inexact, bit 5 of the DXC is set to zero or one, indicating that the result is inexact and truncated or inexact and incremented, respectively.
- BFP Binary-floating-point instructions (Chapter 19).
- FPS Floating-point-support instructions (Chapter 9).
- HFP Hexadecimal-floating-point instructions (Chapter 18).

Figure 6-3. Data Exceptions

An addressing exception is indicated by a program-interruption code of 0005 hex (or 0085 hex if a concurrent PER event is indicated).

	Action on							
Exception	Table- Entry Fetch ¹	Table- Entry Store ²	Instruction Fetch	Operand Reference				
Addressing exception	Suppress	Suppress	Suppress	Suppress for IPTE, LASP, LPSW, LPSWE, MSCH, PLO6, RP, SCKC, SPT, SPX, SSCH, SSM, STCRW, STNSM, STOSM, TPI, and TPROT Terminate for all others.4				
Protection exception for key- controlled protection			Suppress	Suppress for IPTE, LASP, LPSW, LPSWE, MSCH, PLO ⁶ , RP, SCKC, SPT, SPX, SSCH, SSM, STCRW, STNSM, STOSM, and TPI ⁵ Terminate for all others. ⁴				
Protection exception for access- list- controlled protection				Suppress				
Protection exception for page protection		Suppress ³		Suppress ⁵				
Protection exception for low- address protection		Suppress		Suppress for IPTE, STCRW, STNSM, STOSM, and TPI ⁵ . Terminate for all others. ⁴				

Explanation:

- -- Not applicable.
- ¹ Table entries include region table, segment table, page table, linkage table, entry table, ASN first table, ASN second table, authority table, dispatchable-unit-control table, primary ASN-second-table entry, access list, and linkage stack.
- ² Table entries include linkage stack and trace table.
- ³ Page protection applies to the linkage stack but not the trace table.
- $^{\rm 4}$ For termination, changes may occur only to result fields. In this context, "result field" includes condition code, registers, and storage locations, if any, which are designated to be changed by the instruction. However, no change is made to a storage location or a storage key when the reference causes an access exception. Therefore, if an instruction is due to change only the contents of a field in main storage, and every byte of that field would cause an access exception, the result is the same as if the operation had been suppressed. The action may be, for key-controlled protection and lowaddress protection, suppression instead of termination; see "Suppression on Protection" in Chapter 3, "Storage."
- ⁵ When the effective address of TPI is zero, the store access is to implicit real locations 184-191, and key-controlled protection, page protection, and low-address protection do not apply.
- ⁶ Suppression occurs only for the compare-and-load and compare-andswap operations.

Figure 6-4. Summary of Action for Addressing and Protection Exceptions

AFX-Translation Exception

An AFX-translation exception is recognized when, during ASN translation in the space-switching form of PROGRAM RETURN, PROGRAM TRANSFER, or SET SECONDARY ASN, or during ASN translation in PROGRAM RETURN when the restored SASN does not equal the restored PASN, bit 0 of the ASN-first-table entry used is not zero.

The ASN being translated is stored at real locations 174-175, and real locations 172-173 are set to zeros.

The operation is nullified.

The instruction-length code is 1 or 2.

The AFX-translation exception is indicated by a program-interruption code of 0020 hex (or 00A0 hex if a concurrent PER event is indicated).

ALEN-Translation Exception

An ALEN-translation exception is recognized during access-register translation when either:

- 1. The access register used contains an accesslist-entry number that designates an accesslist entry which is beyond the end of the access list designated by the effective accesslist designation.
- 2. Bit 0 of the access-list entry is not zero.

The number of the access register is stored in bit positions 4-7 at real location 160, and bits 0-3 are set to zeros.

The operation is nullified.

The instruction-length code is 1, 2, or 3.

The ALEN-translation exception is indicated by a program-interruption code of 0029 hex (or 00A9 hex if a concurrent PER event is indicated).

ALE-Sequence Exception

An ALE-sequence exception is recognized during access-register translation when the access register used contains an access-list-entry sequence number (ALESN) which is not equal to the ALESN in the access-list entry that is designated by the access register.

The number of the access register is stored in bit positions 4-7 at real location 160, and bits 0-3 are set to zeros.

The operation is nullified.

The instruction-length code is 1, 2, or 3.

The ALE-sequence exception is indicated by a program-interruption code of 002A hex (or 00AA hex if a concurrent PER event is indicated).

ALET-Specification Exception

An ALET-specification exception is recognized during access-register translation when bit positions 0-6 of the access-list-entry token in the access register used do not contain all zeros. However, when access-register 0 is used, except in TEST ACCESS, it is treated as containing all zeros, and this exception is not recognized. TEST ACCESS uses the actual contents of access register 0.

The operation is suppressed.

The instruction-length code is 1, 2, or 3.

The ALET-specification exception is indicated by a program-interruption code of 0028 hex (or 00A8 hex if a concurrent PER event is indicated).

ASCE-Type Exception

An ASCE-type exception is recognized when any of the following is true during dynamic address translation:

- 1. The address-space-control element being used is a region-second-table designation, and bits 0-10 of the virtual address being translated are not all zeros.
- 2. The address-space-control element being used is a region-third-table designation, and bits 0-21 of the virtual address being translated are not all zeros.
- 3. The address-space-control element being used is a segment-table designation, and bits 0-32 of the virtual address being translated are not all zeros.

The exception is recognized as part of the execution of the instruction that needs the translation of an instruction or operand address, except for the operand address in LOAD REAL ADDRESS and TEST PROTECTION, in which case the condition is indicated by the setting of the condition code.

When an interruption occurs, information about the virtual address causing the exception is stored at real locations 168-175 and conditionally at real locations 160 and 162. See "Assigned Storage Locations" on page 3-51 for a detailed description of this information.

The unit of operation is nullified.

The instruction-length code is 1, 2, or 3.

The ASCE-type exception is indicated by a program-interruption code of 0038 hex (or 00B8 hex if a concurrent PER event is indicated).

ASTE-Sequence Exception

An ASTE-sequence exception is recognized when any of the following is true:

- During access-register translation, except as in 2, the access-list entry used contains an ASN-second-table-entry sequence number (ASTESN) which is not equal to the ASTESN in the ASN-second-table entry that is designated by the access-list entry. The access-list entry is the one designated by the access register used.
- During access-register translation of ALET 1 by BRANCH IN SUBSPACE GROUP, the subspace ASTESN (SSASTESN) in the dispatchable-unit control table (DUCT) is not equal to the ASTESN in the subspace ASTE designated by the subspace-ASTE origin (SSASTEO) in the DUCT.
- During a subspace-replacement operation, the subspace ASTESN (SSASTESN) in the dispatchable-unit control table (DUCT) is not equal to the ASTESN in the subspace ASTE designated by the subspace-ASTE origin (SSASTEO) in the DUCT.

In the first and second cases, the number of the access register is stored in bit positions 4-7 at real location 160, and bits 0-3 are set to zeros. In the third case, all zeros are stored at real location 160.

The operation is nullified.

The instruction-length code is 1, 2, or 3.

The ASTE-sequence exception is indicated by a program-interruption code of 002C hex (or 00AC hex if a concurrent PER event is indicated).

Programming Note: The storing of zeros at real location 160 in the case of an ASTE-sequence exception recognized during a subspace-replacement operation is a unique indication since the use of access register 0 in access-register translation cannot result in the exception.

ASTE-Validity Exception

An ASTE-validity exception is recognized when any of the following is true:

- During access-register translation, except as in 2, the access-list entry used designates an ASN-second-table entry in which bit 0 is not zero. The access-list entry is the one designated by the access register used.
- During access-register translation of ALET 1 by BRANCH IN SUBSPACE GROUP, the subspace-ASTE origin (SSASTEO) in the dispatchable-unit control table designates an ASN-second-table entry in which bit 0 is not zero.
- During a subspace-replacement operation, the subspace-ASTE origin (SSASTEO) in the dispatchable-unit control table designates an ASN-second-table entry in which bit 0 is not zero.

In the first and second cases, the number of the access register is stored in bit positions 4-7 at real location 160, and bits 0-3 are set to zeros. In the third case, all zeros are stored at real location 160.

The operation is nullified.

The instruction-length code is 1, 2, or 3.

The ASTE-validity exception is indicated by a program-interruption code of 002B hex (or 00AB hex if a concurrent PER event is indicated).

Programming Note: The storing of zeros at real location 160 in the case of an ASTE-validity exception recognized during a subspace-replacement operation is a unique indication since the use of access register 0 in access-register translation cannot result in the exception.

ASX-Translation Exception

An ASX-translation exception is recognized when, during execution of the space-switching form of PROGRAM CALL, during ASN translation in the space-switching form of PROGRAM RETURN, PROGRAM TRANSFER, or SET SECONDARY ASN, or during ASN translation in PROGRAM RETURN when the restored SASN does not equal the restored PASN, bit 0 of the ASN-first-table entry used is not zero.

The ASN being translated is stored at real locations 174-175, and real locations 172-173 are set to zeros.

The operation is nullified.

The instruction-length code is 1 or 2.

The ASX-translation exception is indicated by a program-interruption code of 0021 hex (or 00A1 hex if a concurrent PER event is indicated).

Crypto-Operation Exception

A crypto-operation exception is recognized when a crypto-facility instruction is executed while bit 61 of control register 0 is zero on a CPU which has the crypto facility installed and available. The crypto-operation exception is also recognized when a crypto-facility instruction is executed and the crypto facility is not installed or available on this CPU, but the facility can be made available to the program either on this CPU or another CPU in the configuration.

When a crypto-facility instruction is executed and the crypto facility is not installed on any CPU which is or can be placed in the configuration, it depends on the model whether a crypto-operation exception or an operation exception is recognized.

The operation is nullified when the cryptooperation exception is recognized.

The instruction-length code is 2.

The crypto-operation exception is indicated by a program-interruption code of 0119 hex (or 0199 hex if a concurrent PER event is indicated).

Data Exception

The data-exception conditions are shown in Figure 6-3 on page 6-16. A mask bit may or may not control whether an interruption occurs, as noted for each condition.

When a non-maskable data-exception condition is recognized, a program interruption for a data exception always occurs.

Each of the IEEE exception conditions is controlled by a mask bit in the floating-point-control (FPC) register. The handling of these conditions is described in the section "IEEE Exception Conditions" on page 19-10.

A data exception is recognized for the following cases:

- · Decimal-operand data exception is recognized when an instruction which operates on decimal operands encounters invalid decimal digit or sign codes or has its operands specified improperly. The operation is suppressed, except that, for EDIT and EDIT AND MARK, the operation is terminated. See the section "Decimal-Operand Data Exception" page 8-4 for details. A decimal-operand data exception is also recognized when COM-PRESSION CALL encounters errors in its dictionaries, and, in this case, the operation is terminated. The decimal-operand data exception is reported with DXC 0.
- AFP-register data exception is recognized when bit 45 of control register 0 is zero, and a floating-point-support (FPS) instruction or a hexadecimal-floating-point (HFP) instruction specifies a floating-point register other than 0, 2, 4, or 6. The operation is suppressed and is reported with DXC 1.
- BFP-instruction data exception is recognized when bit 45 of control register 0 is zero and a BFP instruction is executed. The operation is suppressed and is reported with DXC 2.
- IEEE-exception-condition data exceptions are recognized when a BFP instruction encounters an exceptional condition. The operation is suppressed or completed, depending on the type of condition. See the section "IEEE Exception Conditions" on page 19-10 for details.

The instruction-length code is 1, 2, or 3.

The data exception is indicated by a programinterruption code of 0007 hex (or 0087 hex if a concurrent PER event is indicated).

Decimal-Divide Exception

A decimal-divide exception is recognized when in decimal division the divisor is zero or the quotient exceeds the specified data-field size.

The decimal-divide exception is indicated only if the sign codes of both the divisor and dividend are valid and only if the digit or digits used in establishing the exception are valid.

The operation is suppressed.

The instruction-length code is 2 or 3.

The decimal-divide exception is indicated by a program-interruption code of 000B hex (or 008B hex if a concurrent PER event is indicated).

Decimal-Overflow Exception

A decimal-overflow exception is recognized when one or more nonzero digits are lost because the destination field in a decimal operation is too short to contain the result.

The interruption may be disallowed by the decimal-overflow mask (PSW bit 21).

The operation is completed. The result is obtained by ignoring the overflow digits, and condition code 3 is set.

The instruction-length code is 2 or 3.

The decimal-overflow exception is indicated by a program-interruption code of 000A hex (or 008A hex if a concurrent PER event is indicated).

Execute Exception

The execute exception is recognized when the target instruction of EXECUTE is another EXECUTE.

The operation is suppressed.

The instruction-length code is 2.

The execute exception is indicated by a programinterruption code of 0003 hex (or 0083 hex if a concurrent PER event is indicated).

EX-Translation Exception

An EX-translation exception is recognized during PC-number translation in PROGRAM CALL when the entry-table entry indicated by the entry-index part of the PC number is beyond the end of the entry table as designated by the linkage-table entry.

The PC number is stored in bit positions 12-31 of the word at real location 172, and the leftmost 12 bits of the word are set to zeros.

The operation is nullified.

The instruction-length code is 2.

The EX-translation exception is indicated by a program-interruption code of 0023 hex (or 00A3 hex if a concurrent PER event is indicated).

Extended-Authority Exception

An extended-authority exception is recognized during access-register translation when all of the following are true:

- 1. The private bit in the access-list entry used is one.
- The access-list-entry authorization index (ALEAX) in the access-list entry is not equal to the extended authorization index (EAX) in control register 8.
- 3. Either of the following is true:
 - a. The authority-table entry designated by the EAX is beyond the length of the authority table used. The authority table is the one designated by the ASN-second-table entry that is designated by the access-list entry used.
 - b. The secondary-authority bit designated by the EAX is zero.

The access-list entry is the one designated by the access register used.

The number of the access register is stored in bit positions 4-7 at real location 160, and bits 0-3 are set to zeros.

The operation is nullified.

The instruction-length code is 1, 2, or 3.

The extended-authority exception is indicated by a program-interruption code of 002D hex (or 00AD hex if a concurrent PER event is indicated).

Fixed-Point-Divide Exception

A fixed-point-divide exception is recognized when any of the following is true:

- 1. In signed or unsigned binary division when the result is defined to be 32 bits, the divisor is zero, or the quotient cannot be expressed as a 32-bit signed or unsigned, respectively, binary integer.
- 2. In signed or unsigned binary division when the result is defined to be 64 bits, the divisor is zero, or the quotient cannot be expressed as a 64-bit signed or unsigned, respectively, binary integer.
- 3. The result of CONVERT TO BINARY cannot be expressed as a 32-bit signed binary integer for a 32-bit result or as a 64-bit signed binary integer for a 64-bit result.

In the case of division, the operation is sup-The execution of CONVERT TO BINARY (CVB) is completed by ignoring the leftmost bits that cannot be placed in the register. The execution of CONVERT TO BINARY (CVBG) is suppressed.

The instruction-length code is 1, 2, or 3.

The fixed-point-divide exception is indicated by a program-interruption code of 0009 hex (or 0089 hex if a concurrent PER event is indicated).

Fixed-Point-Overflow Exception

A fixed-point-overflow exception is recognized when an overflow occurs during signed binary arithmetic or signed left-shift operations.

The interruption may be disallowed by the fixedpoint-overflow mask (PSW bit 20).

The operation is completed. The result is obtained by ignoring the overflow information, and condition code 3 is set.

The instruction-length code is 1, 2, or 3.

The fixed-point-overflow exception is indicated by a program-interruption code of 0008 hex (or 0088 hex if a concurrent PER event is indicated).

HFP-Divide Exception

An HFP-divide exception is recognized when in HFP division the divisor has a zero fraction.

The operation is suppressed.

The instruction-length code is 1 or 2.

The HFP-divide exception is indicated by a program-interruption code of 000F hex (or 008F hex if a concurrent PER event is indicated).

HFP-Exponent-Overflow Exception

An HFP-exponent-overflow exception is recognized when the result characteristic of an HFP operation exceeds 127 and the result fraction is not zero.

The operation is completed. The fraction is normalized, and the sign and fraction of the result remain correct. The result characteristic is made 128 smaller than the correct characteristic.

The instruction-length code is 1, 2, or 3.

The HFP-exponent-overflow exception is indicated by a program-interruption code of 000C hex (or 008C hex if a concurrent PER event is indicated).

HFP-Exponent-Underflow Exception

An HFP-exponent-underflow exception is recognized when the result characteristic of an HFP operation is less than zero and the result fraction is not zero. For an extended-format HFP result, HFP-exponent underflow is indicated only when the high-order characteristic underflows.

The interruption may be disallowed by the HFP-exponent-underflow mask (PSW bit 22).

The operation is completed. The HFP-exponent-underflow mask also affects the result of the operation. When the mask bit is zero, the sign, characteristic, and fraction are set to zero, making the result a true zero. When the mask bit is one, the fraction is normalized, the characteristic is made 128 larger than the correct characteristic, and the sign and fraction remain correct.

The instruction-length code is 1, 2, or 3.

The HFP-exponent-underflow exception is indicated by a program-interruption code of 000D hex (or 008D hex if a concurrent PER event is indicated).

HFP-Significance Exception

An HFP-significance exception is recognized when the result fraction in HFP addition or subtraction is zero

The interruption may be disallowed by the HFP-significance mask (PSW bit 23).

The operation is completed. The HFP-significance mask also affects the result of the operation. When the mask bit is zero, the operation is completed by replacing the result with a true zero. When the mask bit is one, the operation is completed without further change to the characteristic of the result.

The instruction-length code is 1 or 2.

The HFP-significance exception is indicated by a program-interruption code of 000E hex (or 008E hex if a concurrent PER event is indicated).

HFP-Square-Root Exception

An HFP-square-root exception is recognized when the second operand of an HFP SQUARE ROOT instruction is less than zero.

The operation is suppressed.

The instruction-length code is 2 or 3.

The HFP-square-root exception is indicated by a program-interruption code of 001D hex (or 009D hex if a concurrent PER event is indicated).

LX-Translation Exception

An LX-translation exception is recognized during PC-number translation in PROGRAM CALL when either:

- 1. The linkage-table entry indicated by the linkage-index part of the PC number is beyond the end of the linkage table as designated by the linkage-table designation being used.
- 2. Bit 0 of the linkage-table entry is not zero.

The PC number is stored in bit positions 12-31 of the word at real location 172, and the leftmost 12 bits of the word are set to zeros.

The operation is nullified.

The instruction-length code is 2.

The LX-translation exception is indicated by a program-interruption code of 0022 hex (or 00A2 hex if a concurrent PER event is indicated).

Monitor Event

A monitor event is recognized when MONITOR CALL is executed and the monitor-mask bit in control register 8 corresponding to the class specified by instruction bits 12-15 is one. The information in control register 8 has the following format:

Control Register 8




The monitor-mask bits, bits 48-63 of control register 8, correspond to monitor classes 0-15, respectively. Any number of monitor-mask bits may be on at a time; together they specify the classes of monitor events that are monitored at that time. The mask bits are initialized to zeros.


When MONITOR CALL is executed and the corresponding monitor-mask bit is one, a program interruption for monitor event occurs.

Additional information is stored at real locations 148-149 and 176-183. The format of the information stored at these locations is as follows:

Real Locations 148-149



Real Locations 176-183



The contents of bit positions 8-15 of the MONITOR CALL instruction are stored at real location 149 and constitute the monitor-class number. Zeros are stored at real location 148. The effective address specified by the B1 and D1 fields of the instruction forms the monitor code, which is stored in the doubleword at real location 176. The value of the address is under control of the addressing mode, bits 31 and 32 of the current PSW. In the 24-bit addressing mode, bits 0-39 of the address are zeros, while in the 31-bit addressing mode, bits 0-32 are zeros.

The operation is completed.

The instruction-length code is 2.

The monitor event is indicated by a programinterruption code of 0040 hex (or 00C0 hex if a concurrent PER event is indicated).

Operand Exception

An operand exception is recognized when any of the following is true:

- Execution of CLEAR SUBCHANNEL, HALT SUBCHANNEL, MODIFY SUBCHANNEL, RESUME SUBCHANNEL, START SUB-CHANNEL, STORE SUBCHANNEL, or TEST SUBCHANNEL is attempted and bit positions 32-47 of general register 1 do not contain 0001 hex. However, an exception due to ones in bit positions 32-39 of the register may or may not be recognized.
- Execution of MODIFY SUBCHANNEL is attempted, and bits 1 and 6 of word 1 of the SCHIB operand are not zeros or bits 9-10 and 25-30 of word 6 of the SCHIB operand are not all zeros.
- Execution of MODIFY SUBCHANNEL is attempted, and bits 9 and 10 of word 1 of the SCHIB operand are both one.
- Execution of RESET CHANNEL PATH is attempted, and bits 40-55 of general register 1 are not all zeros.
- 5. Execution of SET ADDRESS LIMIT is attempted, and bits 32 and 48-63 of general register 1 are not all zeros.
- Execution of SET CHANNEL MONITOR is attempted, bit 62 of general register 1 is one, and bits 59-63 of general register 2 are not all zeros.
- Execution of SET CHANNEL MONITOR is attempted, and the value in bit positions 40-47 of general register 1 is invalid.
- Execution of SET CHANNEL MONITOR is attempted, and bits 36-39 and 48-60 of general register 1 are not all zeros.

- Execution of SET CHANNEL MONITOR is attempted, bit 39 of general register 1 is one, and bits 40-47 of general register 1 are not all zeros.
- Execution of START SUBCHANNEL is attempted, and bits 5, 13, and 25-28 of word 1 of the ORB operand are not all zeros.
- 11. Execution of START SUBCHANNEL is attempted, and bit 11 of word 1 of the ORB operand is not zero. This exception may or may not be recognized.

The operation is suppressed.

The instruction-length code is 2.

The operand exception is indicated by a programinterruption code of 0015 hex (or 0095 hex if a concurrent PER event is indicated).

Operation Exception

An operation exception is recognized when the CPU attempts to execute an instruction with an invalid operation code. The operation code may be unassigned, or the instruction with that operation code may not be installed on the CPU.

The operation is suppressed.

The instruction-length code is 1, 2, or 3.

The operation exception is indicated by a program-interruption code of 0001 hex (or 0081 hex if a concurrent PER event is indicated).

Programming Notes:

1. Some models may offer instructions not described in this publication, such as those provided for assists or as part of special or custom features. Consequently, operation codes not described in this publication do not necessarily cause an operation exception to recognized. Furthermore, these instructions may cause modes of operation to be set up or may otherwise alter the machine so as to affect the execution of subsequent instructions. To avoid causing such an operation, an instruction with an operation code not described in this publication should be executed only when the specific function associated with the operation code is desired.

The operation code 00, with a two-byte instruction format, currently is not assigned. It is improbable that this operation code will ever be assigned.

Page-Translation Exception

A page-translation exception is recognized when the page-invalid bit is one.

The exception is recognized as part of the execution of an instruction that needs the page-table entry in the translation of an instruction or operand address, except for the operand address in LOAD REAL ADDRESS and TEST PROTECTION, in which case the condition is indicated by the setting of the condition code, and except for an operand address in MOVE PAGE, in which case the condition is indicated by the setting of the condition code if the condition-code-option bit, bit 55 of general register 0, is one.

When an interruption occurs, information about the virtual address causing the exception is stored at real locations 168-175 and conditionally at real locations 160 and 162. See "Assigned Storage Locations" on page 3-51 for a detailed description of this information.

The unit of operation is nullified.

When the exception occurs during fetching of an instruction, it is unpredictable whether the ILC is 1, 2, or 3. When the exception occurs during a reference to the target of EXECUTE, the ILC is 2.

When the exception occurs during a reference to an operand location, the instruction-length code (ILC) is 1, 2, or 3 and indicates the length of the instruction causing the exception.

The page-translation exception is indicated by a program-interruption code of 0011 hex (or 0091 hex if a concurrent PER event is indicated).

PC-Translation-Specification Exception

A PC-translation-specification exception is recognized during PC-number translation in PROGRAM CALL when either of the following is true for the entry-table entry (ETE) used:

1. The PROGRAM CALL operation is the basic operation (bit 128 of the ETE is zero) in the

24-bit or 31-bit addressing mode (bit 31 of the PSW is zero), bit 32 of the ETE is zero (specifying the 24-bit mode), and bits 33-39 of the ETE are not all zeros.

 The PROGRAM CALL operation is the stacking operation (bit 128 of the ETE is one), bits 32 and 129 of the ETE are zeros (specifying the 24-bit mode), and bits 33-39 of the ETE are not all zeros.

The operation is suppressed.

The instruction-length code is 2.

The PC-translation-specification exception is indicated by a program-interruption code of 001F hex (or 009F hex if a concurrent PER event is indicated).

PER Event

A PER event is recognized when the CPU is enabled for PER and one or more of these events occur.

The PER mask, bit 1 of the PSW, controls whether the CPU is enabled for PER. When the PER mask is zero, PER events are not recognized. When the bit is one, PER events are recognized, subject to the PER-event-mask bits in control register 9.

The unit of operation is completed, unless another condition has caused the unit of operation to be inhibited, nullified, suppressed, or terminated.

Information identifying the event is stored at real locations 150-159 and conditionally at real location 161.

The instruction-length code is 0, 1, 2, or 3. Code 0 is set only if a specification exception is indicated concurrently.

The PER event is indicated by setting bit 8 of the program-interruption code to one.

See "Program-Event Recording" on page 4-24 for a detailed description of the PER event and the associated interruption information.

Primary-Authority Exception

A primary-authority exception is recognized during ASN authorization in PROGRAM TRANSFER with space switching (PT-ss) when either:

- 1. The authority-table entry indicated by the authorization index in control register 4 is beyond the end of the authority table used. The authority table is the one designated by the ASN-second-table entry for the ASN used.
- 2. The primary-authority bit indicated by the authorization index is zero.

The ASN used is stored at real locations 174-175, and real locations 172-173 are set to zeros.

The operation is nullified.

The instruction-length code is 2.

The primary-authority exception is indicated by a program-interruption code of 0024 hex (or 00A4 hex if a concurrent PER event is indicated).

Privileged-Operation Exception

A privileged-operation exception is recognized when any of the following is true:

- 1. Execution of a privileged instruction is attempted in the problem state.
- 2. The value of the rightmost bit of the general register designated by the R2 field of the PROGRAM TRANSFER instruction is zero and would cause the PSW problem-state bit to change from the problem state (one) to the supervisor state (zero).
- 3. In the problem state, the key value specified by the second operand of the SET PSW KEY FROM ADDRESS instruction corresponds to a zero PSW-key-mask bit in control register 3.
- 4. In the problem state, the key value specified by the rightmost byte of the register designated by the R3 field of the MOVE WITH KEY instruction corresponds to а zero PSW-key-mask bit in control register 3.
- 5. In the problem state, the key value specified by the rightmost byte of the register designated by the R3 field for the instruction MOVE TO PRIMARY, MOVE TO SECONDARY, or MOVE WITH KEY corresponds to a zero PSW-key-mask bit in control register 3.
- 6. In the problem state, any of the instructions

- EXTRACT PRIMARY ASN
- EXTRACT SECONDARY ASN
- INSERT ADDRESS SPACE CONTROL
- INSERT PSW KEY
- INSERT VIRTUAL STORAGE KEY

is encountered, and the extraction-authority control, bit 4 of control register 0, is zero.

- 7. In the problem state, the result of ANDing the authorization key mask (AKM) with the PSW-key mask in control register 3 during PROGRAM CALL produces a result of zero.
- 8. In the problem state, bits 20-23 of the secondoperand address of the SET ADDRESS SPACE CONTROL or SET ADDRESS SPACE CONTROL FAST instruction have the value 0011 binary.
- 9. In the problem state, the key value specified by the rightmost byte of general register 1 for the instruction MOVE WITH SOURCE KEY or MOVE WITH DESTINATION KEY corresponds to a zero PSW-key-mask bit in control register 3.
- 10. In the problem state, the key value specified by the rightmost byte of the register designated by the R1 field for the instruction BRANCH AND SET AUTHORITY corresponds to a zero PSW-key-mask bit in control register
- 11. In the problem state, bits 16 and 17 of the PSW field in the second operand of RESUME PROGRAM have the value 11 binary.

The operation is suppressed.

The instruction-length code is 2 or 3.

The privileged-operation exception is indicated by a program-interruption code of 0002 hex (or 0082 hex if a concurrent PER event is indicated).

Protection Exception

A protection exception is recognized when any of the following is true:

- 1. Key-Controlled Protection: The CPU attempts to access a storage location that is protected against the type of reference, and the access key does not match the storage key.
- 2. Access-List-Controlled Protection: The CPU attempts to store, in the access-register mode, by means of an access-list entry which has the fetch-only bit set to one.

- 3. Low-Address Protection: The CPU attempts a store that is subject to low-address protection, the effective address is in the range 0-511 or 4096-4607, and the low-address protection control, bit 35 of control register 0, is one.
- 4. Page Protection: The CPU attempts to store, with DAT on, into a page which has the page-protection bit set to one in either the page-table entry or the segment-table entry used in the translation.

The operation is suppressed when the location of the instruction is protected against fetching. Similarly, the operation is suppressed when the location of the target instruction of EXECUTE is protected against fetching.

For access-list-controlled protection and pageprotection, the operation is suppressed. For the other two types of protection, except in the case of some specific instructions whose execution is suppressed, the operation is terminated when a protection exception is encountered during a reference to an operand location. See Figure 6-4 on page 6-17. However, the operation may be suppressed as described in "Suppression on Protection" on page 3-12.

For termination, changes may occur only to result fields. In this context, the term "result field" includes condition code, registers, and storage locations, if any, which are due to be changed by the instruction. However, no change is made to a storage location when a reference to that location causes a protection exception. Therefore, if an instruction is due to change only the contents of a field in storage, and every byte of that field would cause a protection exception, the operation is suppressed. When termination occurs on fetching, the protected information is not loaded into an addressable register nor moved to another storage location.

Information about the address causing the exception is stored at real locations 168-175 and conditionally at real location 160. See "Suppression on Protection" on page 3-12.

When the exception occurs during fetching of an instruction, it is unpredictable whether the ILC is 1, 2, or 3. When the exception occurs during the fetching of the target of EXECUTE, the ILC is 2.

For a protected operand location, the instructionlength code (ILC) is 1, 2, or 3, indicating the length of the instruction that caused the reference.

The protection exception is indicated by a program-interruption code of 0004 hex (or 0084 hex if a concurrent PER event is indicated).

Region-First-Translation Exception

A region-first-translation exception is recognized when a region first table is in the translation path for translation of a virtual address and either:

- 1. The region-first-table entry indicated by the region-first-index portion of the virtual address is outside the region first table.
- 2. The region-invalid bit is one.

The exception is sometimes called simply a region-translation exception, which term applies also to a region-second-translation exception and a region-third-translation exception.

The exception is recognized as part of the execution of an instruction that needs the region-first-table entry in the translation of an instruction or operand address, except for the operand address in LOAD REAL ADDRESS and TEST PROTECTION, in which case the condition is indicated by the setting of the condition code.

When an interruption occurs, information about the virtual address causing the exception is stored at real locations 168-175 and conditionally at real locations 160 and 162. See "Assigned Storage Locations" on page 3-51 for a detailed description of this information.

The unit of operation is nullified.

When the exception occurs during fetching of an instruction, it is unpredictable whether the ILC is 1, 2, or 3. When the exception occurs during the fetching of the target of EXECUTE, the ILC is 2.

When the exception occurs during a reference to an operand location, the instruction-length code (ILC) is 1, 2, or 3 and indicates the length of the instruction causing the exception.

The region-first-translation exception is indicated by a program-interruption code of 0039 hex (or 00B9 hex if a concurrent PER event is indicated).

Region-Second-Translation Exception

A region-second-translation exception is recognized when a region second table is in the translation path for translation of a virtual address and either:

- 1. The region-second-table entry indicated by the region-second-index portion of the virtual address is outside the region second table.
- 2. The region-invalid bit is one.

The exception is sometimes called simply a region-translation exception, which term applies also to a region-first-translation exception and a region-third-translation exception.

The exception is recognized as part of the execution of an instruction that needs the regionsecond-table entry in the translation of an instruction or operand address, except for the operand address in LOAD REAL ADDRESS and TEST PROTECTION, in which case the condition is indicated by the setting of the condition code.

When an interruption occurs, information about the virtual address causing the exception is stored at real locations 168-175 and conditionally at real locations 160 and 162. See "Assigned Storage Locations" on page 3-51 for a detailed description of this information.

The unit of operation is nullified.

When the exception occurs during fetching of an instruction, it is unpredictable whether the ILC is 1, 2, or 3. When the exception occurs during the fetching of the target of EXECUTE, the ILC is 2.

When the exception occurs during a reference to an operand location, the instruction-length code (ILC) is 1, 2, or 3 and indicates the length of the instruction causing the exception.

The region-second-translation exception is indicated by a program-interruption code of 003A hex (or 00BA hex if a concurrent PER event is indicated).

Region-Third-Translation Exception

A region-third-translation exception is recognized when a region third table is in the translation path for translation of a virtual address and either:

- 1. The region-third-table entry indicated by the region-third-index portion of the virtual address is outside the region third table.
- 2. The region-invalid bit is one.

The exception is sometimes called simply a region-translation exception, which term applies also to a region-first-translation exception and a region-second-translation exception.

The exception is recognized as part of the execution of an instruction that needs the region-thirdtable entry in the translation of an instruction or operand address, except for the operand address in LOAD REAL ADDRESS and TEST PRO-TECTION, in which case the condition is indicated by the setting of the condition code.

When an interruption occurs, information about the virtual address causing the exception is stored at real locations 168-175 and conditionally at real locations 160 and 162. See "Assigned Storage Locations" on page 3-51 for a detailed description of this information

The unit of operation is nullified.

When the exception occurs during fetching of an instruction, it is unpredictable whether the ILC is 1. 2, or 3. When the exception occurs during the fetching of the target of EXECUTE, the ILC is 2.

When the exception occurs during a reference to an operand location, the instruction-length code (ILC) is 1, 2, or 3 and indicates the length of the instruction causing the exception.

The region-third-translation exception is indicated by a program-interruption code of 003B hex (or 00BB hex if a concurrent PER event is indicated).

Secondary-Authority Exception

A secondary-authority exception is recognized during ASN authorization in SET SECONDARY ASN with space switching, or during ASN authorization in PROGRAM RETURN when the restored SASN does not equal the restored PASN, when either:

- The authority-table entry indicated by the authorization index in control register 4 is beyond the end of the authority table used. The authority table is the one designated by the ASN-second-table entry for the ASN used. For PROGRAM RETURN, the ASN is the SASN being restored from the linkage-stack state entry used.
- The secondary-authority bit indicated by the authorization index is zero.

The ASN used is stored at real locations 174-175, and real locations 172-173 are set to zeros.

The operation is nullified.

The instruction-length code is 1 or 2.

The secondary-authority exception is indicated by a program-interruption code of 0025 hex (or 00A5 hex if a concurrent PER event is indicated).

Segment-Translation Exception

A segment-translation exception is recognized when either:

- 1. The segment-table entry indicated by the segment-index portion of a virtual address is outside the segment table.
- 2. The segment-invalid bit is one.

The exception is recognized as part of the execution of an instruction that needs the segment-table entry in the translation of an instruction or operand address, except for the operand address in LOAD REAL ADDRESS and TEST PROTECTION, in which case the condition is indicated by the setting of the condition code.

When an interruption occurs, information about the virtual address causing the exception is stored at real locations 168-175 and conditionally at real locations 160 and 162. See "Assigned Storage Locations" on page 3-51 for a detailed description of this information.

The unit of operation is nullified.

When the exception occurs during fetching of an instruction, it is unpredictable whether the ILC is 1, 2, or 3. When the exception occurs during the fetching of the target of EXECUTE, the ILC is 2.

When the exception occurs during a reference to an operand location, the instruction-length code

(ILC) is 1, 2, or 3 and indicates the length of the instruction causing the exception.

The segment-translation exception is indicated by a program-interruption code of 0010 hex (or 0090 hex if a concurrent PER event is indicated).

Space-Switch Event

A space-switch event is recognized at the completion of the operation in each of the following cases:

- The space-switching form of PROGRAM CALL, PROGRAM RETURN, or PROGRAM TRANSFER is executed and any of the following is true:
 - a. The primary space-switch-event-control bit, bit 57 of control register 1, is one before the operation.
 - b. The primary space-switch-event-control bit is one after the operation.
 - c. A PER event is indicated.
- 2. RESUME PROGRAM, SET ADDRESS SPACE CONTROL, or SET ADDRESS SPACE CONTROL FAST is executed, the CPU is in the home-space mode either before or after the operation, but not both before and after the operation, and any of the following is true:
 - a. The primary space-switch-event-control bit, bit 57 of control register 1, is one.
 - b. The home space-switch-event-control bit, bit 57 of control register 13, is one.
 - c. A PER event is indicated.

For PROGRAM CALL, PROGRAM RETURN, and PROGRAM TRANSFER, and for a RESUME PROGRAM, SET ADDRESS SPACE CONTROL, or SET ADDRESS SPACE CONTROL FAST instruction that changes the translation mode to the home-space mode, the old PASN, which is in bit positions 48-63 of control register 4 before the operation, is stored at real locations 174-175, and the old primary space-switch-event-control bit is placed in bit position 0 and zeros are placed in bit positions 1-15 at real locations 172-173.

For a RESUME PROGRAM, SET ADDRESS SPACE CONTROL, or SET ADDRESS SPACE CONTROL FAST instruction that changes the translation mode away from the home-space

mode, zeros are stored at real locations 174-175, and the home space-switch-event-control bit is placed in bit position 0 and zeros are placed in bit positions 1-15 at real locations 172-173.

For a PROGRAM RETURN instruction that introduces a PSW-format error, it is unpredictable whether the instruction-length code is 0 or 1, or 0 or 2 if EXECUTE was used.

The operation is completed.

The instruction-length code is 0, 1, or 2.

The space-switch event is indicated by a programinterruption code of 001C hex (or 009C hex if a concurrent PER event is indicated).

Programming Notes:

- The space-switch event permits the control program to gain control whenever a program enters or leaves a particular address space. The primary space-switch-event-control bit is loaded into control register 1, along with the remaining bits of the primary address-spacecontrol element, whenever control register 1 is loaded.
- The space-switch event may be useful in obtaining programmed authorization checking, in causing additional trace information to be recorded, or in enabling or disabling the CPU for PER or tracing.
- 3. Bit 121 of the ASN-second-table entry (ASTE) is loaded into bit position 57 of control register 1 as part of the PC-ss, PR-ss, and PT-ss operations. If bit 121 of the ASTE for a particular address space is set to one, then a space-switch event is recognized when a program enters or leaves the address space by means of any of PC-ss, PR-ss, or PT-ss.
- 4. The occurrence of a space-switch event at the completion of a PC-ss, PR-ss, or PT-ss operation when any PER event is indicated, or at the completion of execution of a RESUME PROGRAM, SET ADDRESS SPACE CONTROL, or SET ADDRESS SPACE CONTROL FAST instruction that changes to or from the home-space mode when any PER event is indicated, permits the control program to determine the address space from which the instruction causing the PER event was fetched.

Special-Operation Exception

A special-operation exception is recognized when any of the following is true:

- Execution of SET SYSTEM MASK is attempted in the supervisor state, and the SSM-suppression control, bit 33 of control register 0. is one.
- 2. Execution of any of the following instructions is attempted with DAT off:
 - EXTRACT PRIMARY ASN
 - EXTRACT SECONDARY ASN
 - INSERT ADDRESS SPACE CONTROL
 - INSERT VIRTUAL STORAGE KEY
 - SET ADDRESS SPACE CONTROL
 - SET SECONDARY ASN
- Execution of MOVE TO PRIMARY or MOVE TO SECONDARY is attempted, and the CPU is not in the primary-space or secondaryspace mode.
- Execution of basic PROGRAM CALL or PROGRAM TRANSFER is attempted, and the CPU is not in the primary-space mode.
- Execution of BRANCH AND STACK, stacking PROGRAM CALL, PROGRAM RETURN, or TRAP is attempted, and the CPU is not in the primary-space or access-register mode.
- Execution of EXTRACT STACKED REGISTERS, EXTRACT STACKED STATE or MODIFY STACKED STATE is attempted, and the CPU is not in the primary-space, accessregister, or home-space mode.
- 7. Execution of LOAD ADDRESS SPACE PARAMETERS, PROGRAM CALL with space switching (PC-ss), PROGRAM TRANSFER with space switching (PT-ss), or SET SEC-ONDARY ASN (SSAR-cp or SSAR-ss) is attempted, or execution of a PROGRAM RETURN instruction requiring PASN or SASN translation is attempted, and the ASN-translation control, bit 34 of control register 14, is zero.
- Execution of PROGRAM CALL or PROGRAM TRANSFER is attempted, and the subsystemlinkage control, bit 192 of the primary ASN-second-table entry, is zero.
- Execution of SET ADDRESS SPACE CONTROL, MOVE TO PRIMARY, or MOVE TO SECONDARY is attempted, and the

secondary-space control, bit 37 of control register 0, is zero. The exception may be recognized for this reason when execution of SET ADDRESS SPACE CONTROL FAST is attempted.

- 10. Execution of BRANCH IN SUBSPACE GROUP is attempted, and any of the following is true:
 - a. The current primary address space is not in a subspace group associated with the current dispatchable unit, that is, the primary-ASTE origin (PASTEO) in control register 5 does not equal the base-ASTE origin (BASTEO) in the dispatchable-unit control table (DUCT).
 - b. The access-list-entry token (ALET) in access register R₂ is ALET 1, but a subspace has not previously been entered by the dispatchable unit by means of BRANCH IN SUBSPACE GROUP, that is, the subspace-ASTE origin (SSASTEO) in the DUCT is all zeros.
 - c. The ALET used is other than ALET 0 and ALET 1, and the destination ASTE (DASTE) does not specify the base space or a subspace of the subspace group, that is, the DASTE origin (DASTEO) obtained from an access-list entry does not equal the BASTEO in the DUCT, and either the subspace-group bit (G) in the address-space-control element in the DASTE is zero or the base-space bit (B) in the DASTE is one.
- 11. Execution of BRANCH AND SET AUTHORITY is attempted, and the R₂ field is zero in the base-authority state or nonzero in the reduced-authority state.
- 12. Execution of TRAP is attempted, and the TRAP-enabled bit, bit 31 in bytes 44-47 of the dispatchable-unit control table, is zero.
- 13. Execution of basic PROGRAM CALL is attempted, and the extended-addressing-mode bit, bit 31 of the current PSW, does not equal the entry-extended-addressing-mode bit, bit 129, in the entry-table entry.
- 14. Execution of LOAD REAL ADDRESS (LRA) is attempted in the 24-bit or 31-bit addressing mode, and bits 0-32 of the resulting real or absolute address are not all zeros.

The operation is suppressed.

The instruction-length code is 1, 2, or 3.

The special-operation exception is indicated by a program-interruption code of 0013 hex (or 0093 hex if a concurrent PER event is indicated).

Specification Exception

A specification exception is recognized when any of the following is true:

- 1. A one is introduced into an unassigned bit position of the PSW (that is, any of bit positions 0, 2-4, 24-30, or 33-63). This is handled as an early PSW specification exception.
- A one is introduced into bit position 12 of the PSW. This is handled as an early PSW specification exception.
- 3. The PSW is invalid in any of the following ways:
 - a. Bit 31 of the PSW is one and bit 32 is zero.
 - b. Bits 31 and 32 of the PSW are zero, indicating the 24-bit addressing mode, and bits 64-103 of the PSW are not all zeros.
 - c. Bit 31 of the PSW is zero and bit 32 is one, indicating the 31-bit addressing mode, and bits 64-96 of the PSW are not all zeros.

This is handled as an early PSW specification exception.

- 4. The PSW contains an odd instruction address.
- 5. An operand address does not designate an integral boundary in an instruction requiring such integral-boundary designation.
- An odd-numbered general register is designated by an R field of an instruction that requires an even-numbered register designation.
- 7. A floating-point register other than 0, 1, 4, 5, 8, 9, 12, or 13 is designated for an extended operand.
- 8. The multiplier or divisor in decimal arithmetic exceeds 15 digits and sign.
- The length of the first-operand field is less than or equal to the length of the secondoperand field in decimal multiplication or division.

- 10. Bit positions 8-11 of MONITOR CALL do not contain zeros.
- 11. Bits 52 and 53 of the second-operand address of SET ADDRESS SPACE CONTROL or SET ADDRESS SPACE CONTROL FAST are not both zeros.
- 12. When the extended-addressing-mode bit in the PSW is zero, the basic-addressing-mode bit, bit 32, in the general register designated by the R2 field of PROGRAM TRANSFER is zero, but bits 33-39 of the instruction address in the same register are not all zeros.
- COMPARE AND 13. Execution of FORM CODEWORD is attempted, and general registers 1, 2, and 3 do not initially contain even values.
- 14. Execution of UPDATE TREE is attempted, and the initial contents of general registers 4 and 5 are not a multiple of 8 in the 24-bit or 31-bit addressing mode or are not a multiple of 16 in the 64-bit addressing mode.
- 15. Execution of MOVE PAGE is attempted, and bit positions 48-51 of general register 0 do not contain zeros or bits 52 and 53 of the register are both one.
- 16. Execution of COMPARE LOGICAL STRING. MOVE STRING, or SEARCH STRING is attempted, and bits 32-55 of general register 0 are not all zeros.
- 17. Execution of EXECUTE is attempted, and the target address is odd.
- 18. Execution of RESUME **PROGRAM** attempted, and bits 31, 32, and 64-127 of the PSW field in the second operand are not valid for placement in the current PSW. exception is recognized if any of the following is true:
 - Bits 31 and 32 are both zero and bits 64-103 are not all zeros.
 - Bits 31 and 32 are zero and one, respectively, and bits 64-96 are not all zeros.
 - Bits 31 and 32 are one and zero, respectively.
 - Bit 127 is one.
- 19. Optionally if execution of LOAD PSW is attempted and bit 12 of the doubleword at the second-operand address is zero.

- 20. Execution of SET ADDRESSING MODE (SAM24) is attempted, and bits 0-39 of the unupdated instruction address in the PSW, bits 64-103 of the PSW, are not all zeros.
- 21. Execution of SET ADDRESSING MODE (SAM31) is attempted, and bits 0-32 of the unupdated instruction address in the PSW, bits 64-96 of the PSW, are not all zeros.

The execution of the instruction identified by the old PSW is suppressed. However, for early PSW specification exceptions (causes 1-3) the operation that introduces the new PSW is completed, but an interruption occurs immediately thereafter.

Except as noted below, the instruction-length code (ILC) is 1, 2, or 3, indicating the length of the instruction causing the exception.

When the instruction address is odd (cause 4 on page 6-31), it is unpredictable whether the ILC is 1. 2. or 3.

When the exception is recognized because of an early PSW specification exception (causes 1-3) and the exception has been introduced by LOAD PSW, LOAD PSW EXTENDED, PROGRAM RETURN, or an interruption, the ILC is 0. When the exception is introduced by SET ADDRESSING MODE (SAM24, SAM31), the ILC is 1, or it is 2 if SET ADDRESSING MODE was the target of EXECUTE. When the exception is introduced by SET SYSTEM MASK or by STORE THEN OR SYSTEM MASK, the ILC is 2.

The specification exception is indicated by a program-interruption code of 0006 hex (or 0086 hex if a concurrent PER event is indicated).

Programming Note: See "Exceptions Associated with the PSW" on page 6-9 for a definition of when the exceptions associated with the PSW are recognized.

Stack-Empty Exception

A stack-empty exception is recognized during the unstacking process in EXTRACT STACKED REG-ISTERS, EXTRACT STACKED STATE, MODIFY STACKED STATE, or PROGRAM RETURN when the current linkage-stack entry is a header entry and the backward stack-entry validity bit in the header entry is zero.

The operation is nullified.

The instruction-length code is 1 or 2.

The stack-empty exception is indicated by a program-interruption code of 0031 hex (or 00B1 hex if a concurrent PER event is indicated).

Stack-Full Exception

A stack-full exception is recognized during the stacking process in BRANCH AND STACK or stacking PROGRAM CALL when there is not enough remaining free space in the current linkage-stack section and the forward-section validity bit in the trailer entry of the section is zero.

The operation is nullified.

The instruction-length code is 2.

The stack-full exception is indicated by a programinterruption code of 0030 hex (or 00B0 hex if a concurrent PER event is indicated).

Stack-Operation Exception

A stack-operation exception is recognized during the unstacking process in PROGRAM RETURN when the unstack-suppression bit is one in any linkage-stack state entry or header entry encountered during the process.

The operation is nullified.

The instruction-length code is 1 or 2.

The stack-operation exception is indicated by a program-interruption code of 0034 hex (or 00B4 hex if a concurrent PER event is indicated).

Stack-Specification Exception

A stack-specification exception is recognized in each of the following cases:

- During the stacking process in BRANCH AND STACK or stacking PROGRAM CALL when there is not enough remaining free space in the current linkage-stack section and either of the following is true:
 - a. The remaining-free-space value used to locate the trailer entry of the current section is not a multiple of 8.
 - b. There is not enough remaining free space in the next section.
- During the unstacking process in EXTRACT STACKED REGISTERS, EXTRACT

STACKED STATE, MODIFY STACKED STATE, or PROGRAM RETURN when the current linkage-stack entry is a header entry in which the backward stack-entry address designates another header entry.

The operation is nullified.

The instruction-length code is 1 or 2.

The stack-specification exception is indicated by a program-interruption code of 0032 hex (or 00B2 hex if a concurrent PER event is indicated).

Stack-Type Exception

A stack-type exception is recognized during the unstacking process in EXTRACT STACKED REGISTERS, EXTRACT STACKED STATE, MODIFY STACKED STATE, or PROGRAM RETURN in each of the following cases:

- 1. The current linkage-stack entry is not a header entry or a state entry.
- When the current linkage-stack entry is a header entry, the preceding entry, designated by the backward stack-entry address in the header entry, is not a header entry or a state entry. (A stack-specification exception is recognized if the preceding entry is a header entry.)

The operation is nullified.

The instruction-length code is 1 or 2.

The stack-type exception is indicated by a program-interruption code of 0033 hex (or 00B3 hex if a concurrent PER event is indicated).

Trace-Table Exception

A trace-table exception is recognized when the CPU attempts to store a trace-table entry which would reach or cross the next 4K-byte block boundary. For the purpose of recognizing this exception in the TRACE instruction, the explicit trace entry is treated as being 76 bytes long for TRACE (TRACE) and as 144 bytes long for TRACE (TRACG). For a PROGRAM CALL instruction that would cause storing of both a PROGRAM CALL trace entry and a mode-switch trace entry, the exception is recognized for the first entry when either the first or the second entry would reach or cross the boundary.

The operation is nullified.

The instruction-length code is 1, 2, or 3, indicating the length of the instruction causing the exception.

The trace-table exception is indicated by a program-interruption code of 0016 hex (or 0096 hex if a concurrent PER event is indicated).

Translation-Specification Exception

A translation-specification exception is recognized when translation of a virtual address is attempted and any of the following is true:

- In the lookup in the table designated by the address-space-control element used for the translation, the table-type bits in the selected table entry do not equal the designation-type bits in the address-space-control element.
- 2. In a lookup in a table designated by an entry in a region first table, region second table, or region third table, the value of the table-type bits in the selected table entry is not one less than the value of the same bits in the designating table entry.
- 3. The private-space control, bit 55 in the address-space-control element used for the translation, is one, the segment-table entry used for the translation is valid, and the common-segment bit, bit 59, in the segmenttable entry is one.
- 4. The page-table entry used for the translation is valid, and bit positions 52 and 55 in the entry do not contain zeros.

Any of the above reasons is referred to by saying that the DAT-table entry has a format error.

The exception is recognized only as part of the execution of an instruction using address translation, that is, when DAT is on and a logical address, instruction address, or virtual address must be translated, or when LOAD REAL ADDRESS or STORE REAL ADDRESS is executed.

The unit of operation is suppressed.

When the exception occurs during fetching of an instruction, it is unpredictable whether the ILC is 1, 2, or 3. When the exception occurs during the fetching of the target of EXECUTE, the ILC is 2.

When the exception occurs during a reference to an operand location, the instruction-length code (ILC) is 1, 2, or 3 and indicates the length of the instruction causing the exception.

The translation-specification exception is indicated by a program-interruption code of 0012 hex (or 0092 hex if a concurrent PER event is indicated).

Programming Note: When a translationspecification exception is recognized in the process of translating an instruction address, the operation is suppressed. In this case, the instruction-length code (ILC) is needed to derive the address of the instruction, as the instruction address in the old PSW has been incremented by the amount indicated by the ILC. In the case of region-first-translation, region-second-translation, region-third-translation, segment-translation, and page-translation exceptions, the operation is nullified, the instruction address in the old PSW identifies the instruction, and the ILC may be arbitrarily set to 1, 2, or 3.

Collective Program-Interruption Names

For the sake of convenience, certain program exceptions are grouped together under a single collective name. These collective names are used when it is necessary to refer to the complete set of exceptions, such as in instruction definitions. Four collective names are used:

- Access exceptions
- ASN-translation exceptions
- Subspace-replacement exceptions
- Trace exceptions

The individual exceptions and their priorities are listed in "Multiple Program-Interruption Conditions" on page 6-37.

Recognition of Access Exceptions

Figure 6-5 on page 6-35 summarizes the conditions that can cause access exceptions and the action taken when they are encountered.

	Virtua	ation for I Address or LRAG	TAR and and Acc	ess for Address	Access	ation and for Any Address
Condition ²	Indi- cation	Action	Indi- cation	Action	Indi- cation	Action
Access register ³ Bits 0-6 not all zeros	cc3	Complete	cc3	Complete	AS	Suppress
Effective access-list designation ³ Invalid address of designation	A	Suppress	A	Suppress	A	Suppress
Access-list entry ³ Access-list-length violation Invalid address of entry I bit on Sequence number in access register not equal to sequence number in entry	cc3 A cc3 cc3	Complete Suppress Complete Complete	cc3 A cc3 cc3	Complete Suppress Complete Complete	AT A AT ALQ	Nullify Suppress Nullify Nullify
ASN-second-table entry ³ Invalid address of entry I bit on Sequence number in access-list entry not equal to sequence number in entry	A cc3 cc3	Suppress Complete Complete	A cc3 cc3	Suppress Complete Complete	A AV ASQ	Suppress Nullify Nullify
Authority-table entry ³ ⁴ Authority-table-length violation Invalid address of entry Secondary-authority bit not one	cc3 A cc3	Complete Suppress Complete	cc3 A cc3	Complete Suppress Complete	EA A EA	Nullify Suppress Nullify
Address-space-control element Bits 0-10, 0-21, or 0-32 of instruction or operand address not all zeros when address- space-control element is a region-second-table designation, region-third-table designation, or segment-table designation, respectively	cc3	Complete	cc3	Complete	АТҮ	Nullify
Region-table-entry designated by address-space-control element or region-table-entry Entry outside of table Invalid address of entry I bit on IT in entry not equal DT in address-space-control element or not one less than TT in next-higher-level entry	cc3 A cc3 TS	Complete Suppress Complete Suppress	cc3 A cc3 TS	Complete Suppress Complete Suppress	RT A RT TS	Nullify Suppress Nullify Suppress

Figure 6-5 (Part 1 of 3). Handling of Access Exceptions

	Virtua]	ation for Address or LRAG	TAR and and Acc	ess for Address	Access	ation and for Any Address
Condition ²	Indi- cation	Action	Indi- cation	Action	Indi- cation	Action
Segment-table entry designated by address-space-control element or region-table-entry Entry outside of table Invalid address of entry I bit on (except as follows) I bit on (LRA in 24-bit or 31-bit	cc3 A cc1 cc3	Complete Suppress Complete Complete	cc3 A cc3	Complete Suppress Complete	A	Nullify Suppress Nullify
mode when bits 0-32 of entry address not all zeros) One in a bit position which is checked for zero ⁵ TT in entry not equal DT in	TS TS	Suppress Suppress	TS TS	Suppress Suppress	TS TS	Suppress Suppress
address-space-control element or not one less than TT in next- higher-level entry (TT not zero)						
Page-table entry Invalid address of entry I bit on (except as follows) I bit on (LRA in 24-bit or 31-bit mode when bits 0-32 of entry address not all zeros)	A cc2 cc3	Suppress Complete Complete	A cc3 cc3	Suppress Complete Complete	A PT PT	Suppress Nullify Nullify
One in a bit position which is checked for zero ⁵	TS	Suppress	TS	Suppress	TS	Suppress
Access for instruction fetch Location protected (key-controlled protection) Invalid address	-	-	-	-	P A	Suppress Suppress
Access for operands Location protected (low-address, page, or key-controlled protec-	-	-	cc set ⁶	Complete	P	Term.*
tion) Invalid address	-	-	A	Suppress	A	Term.*

Explanation:

- The condition does not apply.
- * Action is to terminate except where otherwise specified in this publication. For access-list-controlled protection and page protection, the action is always to suppress.
- TAR does not have a logical address. The rows "Address-space-control element" through "Access for operands" apply only to TPROT, not to TAR.
- Protection applies only to accesses for instruction fetch and for operands. It does not apply to the fetching of the effective access-list designation or any of the listed entries.
- Exceptions related to an access register, effective access-list designation, access-list entry, ASN-second-table entry, or authority-table entry are recognized only in the access-register mode except that, for LOAD REAL ADDRESS and STORE REAL ADDRESS, they are recognized when PSW bits 16 and 17 are 01 binary, and, for TEST ACCESS, they are recognized regardless of the translation mode.
- 4 Authority table is not accessed and secondary-authority bit is not checked if the private bit in the access-list entry is zero or the access-listentry authorization index in the access-list entry is equal to the extended authorization index in control register 8.
- A translation-specification exception for a format error in a table entry is recognized only when the execution of an instruction requires the entry for translation of an address.

Figure 6-5 (Part 2 of 3). Handling of Access Exceptions

```
Explanation (Continued):
       The condition code is set as follows:
             Operand location not protected.
             Fetches permitted, but stores not permitted.
             Neither fetches nor stores permitted.
       Addressing exception.
 ALQ ALE-sequence exception.
       ALET-specification exception.
 AS
 ASQ ASTE-sequence exception.
       ALEN-translation exception.
 ATY ASCE-type exception.
       ASTE-validity exception.
 A۷
 cc1 Condition code 1 set.
 cc2
      Condition code 2 set.
 cc3
      Condition code 3 set.
      Extended-authority exception.
 EΑ
       Protection exception.
 РΤ
      Page-translation exception.
 RT
       Region-first-translation, region-second-translation, or region-third-
       translation exception, depending on the level of the table.
 ST
       Segment-translation exception.
 TS
      Translation-specification exception.
```

Figure 6-5 (Part 3 of 3). Handling of Access Exceptions

Any access exception is recognized as part of the execution of the instruction with which the exception is associated. An access exception is not recognized when the CPU attempts to prefetch from an unavailable location or detects some other access-exception condition, but a branch instruction or an interruption changes the instruction sequence such that the instruction is not executed.

Every instruction can cause an access exception to be recognized because of instruction fetch. Additionally, access exceptions associated with instruction execution may occur because of an access to an operand in storage.

An access exception due to fetching an instruction is indicated when the first instruction halfword cannot be fetched without encountering the exception. When the first halfword of the instruction has no access exceptions, access exceptions may be indicated for additional halfwords according to the instruction length specified by the first two bits of the instruction; however, when the operation can be performed without accessing the second or third halfwords of the instruction, it is unpredictable whether the access exception is indicated for the unused part. Since the indication of access exceptions for instruction fetch is common to all instructions, it is not covered in the individual instruction definitions.

Except where otherwise indicated in the individual instruction description, the following rules apply for exceptions associated with an access to an

operand location. For a fetch-type operand, access exceptions are necessarily indicated only for that portion of the operand which is required for completing the operation. It is unpredictable whether access exceptions are indicated for those portions of a fetch-type operand which are not required for completing the operation. For a store-type operand, access exceptions are recognized for the entire operand even if the operation could be completed without the use of the inaccessible part of the operand. In situations where the value of a store-type operand is defined to be unpredictable, it is unpredictable whether an access exception is indicated.

Whenever an access to an operand location can cause an access exception to be recognized, the word "access" is included in the list of program exceptions in the description of the instruction. This entry also indicates which operand can cause the exception to be recognized and whether the exception is recognized on a fetch or store access to that operand location. Access exceptions are recognized only for the portion of the operand as defined for each particular instruction.

Multiple Program-Interruption Conditions

Except for PER events, only one programinterruption condition is indicated with a program interruption. The existence of one condition, however, does not preclude the existence of other conditions. When more than one programinterruption condition exists, only the condition having the highest priority is identified in the interruption code.

With two conditions of the same priority, it is unpredictable which is indicated. In particular, the priority of access exceptions associated with the two parts of an operand that crosses a page or protection boundary is unpredictable and is not necessarily related to the sequence specified for the access of bytes within the operand.

The type of ending which occurs (nullification, suppression, or termination) is that which is defined for the type of exception that is indicated in the interruption code. However, if a condition is indicated which permits termination, and another condition also exists which would cause either nullification or suppression, then the unit of operation is suppressed.

Figure 6-6 on page 6-39 lists the priorities of all program-interruption conditions other than PER events and exceptions associated with some of the more complex control instructions. exceptions associated with references to storage for a particular instruction halfword or a particular operand byte are grouped as a single entry called "access." Figure 6-7 on page 6-42 lists the priority of access exceptions for a single access. Thus, the second figure specifies which of several exceptions, encountered either in the access of a particular portion of an instruction or in any particular access associated with an operand, has highest priority, and the first figure specifies the priority of this condition in relation to other conditions detected in the operation. Similarly, the priorities for exceptions occurring as part of ASN translation and tracing are covered in Figure 6-8 on page 6-45 and Figure 6-10 on page 6-45, respectively.

For some instructions, the priority is shown in the individual instruction description.

The relative priorities of any two conditions listed in the figure can be found by comparing the priority numbers, as found in the figure, from left to right until a mismatch is found. If the first inequality is between numeric characters, either the two conditions are mutually exclusive or, if both can occur, the condition with the smaller number is indicated. If the first inequality is between alphabetic characters, then the two conditions are not exclusive, and it is unpredictable which is indicated when both occur.

To understand the use of the table, consider an example involving the instruction ADD DECIMAL, which is a six-byte instruction. Assume that the first four bytes of the instruction can be accessed but that the instruction crosses a boundary so that an addressing exception exists for the last two bytes. Additionally, assume that the first operand addressed by the instruction contains invalid decimal digits and is in a location that can be fetched from, but not stored into, because of keycontrolled protection. The three exceptions which could result from attempted execution of the ADD DECIMAL are:

Priority Number	Exception
İ	Access exceptions for third instruction halfword.
8.B 8.D	Access exceptions (operand 1). Data exception.

Since the first inequality $(7 \neq 8)$ is between numeric characters, the addressing exception would be indicated. If, however, the entire ADD DECIMAL instruction can be fetched, and only the second two exceptions listed above exist, then the inequality $(B \neq D)$ is between alphabetic characters, and it is unpredictable whether the protection exception or the data exception would be indicated.

1. Specification exception due to any PSW error of the type that causes an immediate interruption. 1 2. Specification exception due to an odd instruction address in the PSW. 3. Access exceptions for first halfword of EXECUTE.² Access exceptions for second halfword of EXECUTE.² 4. 5. Specification exception due to target instruction of EXECUTE not being specified on halfword boundary.² 6. Access exceptions for first instruction halfword. 7.A Access exceptions for second instruction halfword.3 7.B Access exceptions for third instruction halfword.3 7.C.1 Operation exception. 7.C.2 Privileged-operation exception for privileged instructions. 7.C.3 Execute exception. 7.C.4 Special-operation exception.4

Specification exception due to conditions other than those included in

Access exceptions for an access to an operand in storage.6

Access exceptions for any other access to an operand in storage.6

Events other than PER events, exceptions which result in completion, and the following exceptions: fixed-point divide, floating-point divide, operand, square root, and unnormalized operand. Either these exceptions and events are mutually exclusive or their priority is

specified in the corresponding definitions.

8.A

8.B5

8.C5

8.D

8.E

8.F

9.

1, 2, and 5 above.

Data exception.7

Trace exceptions.

Decimal-divide exception.8

Figure 6-6 (Part 1 of 2). Priority of Program-Interruption Conditions

Explanation:

Numbers indicate priority, with "1" being the highest priority; letters indicate no priority.

- 1 PSW errors which cause an immediate interruption may be introduced by a new PSW loaded as a result of an interruption or by the instructions LOAD PSW, PROGRAM RETURN, SET SYSTEM MASK, and STORE THEN OR SYSTEM MASK. The priority shown in the chart is for a PSW error introduced by an interruption and may also be considered as the priority for a PSW error introduced by the previous instruction. The error is introduced only if the instruction encounters no other exceptions. The resulting interruption has a higher priority than any interruption caused by the instruction which would have been executed next; it has lower priority, however, than any interruption caused by the instruction which introduced the erroneous PSW.
- ² Priorities 3, 4, and 5 are for the EXECUTE instruction, and priorities starting with 6 are for the target instruction. When no EXECUTE is encountered, priorities 3, 4, and 5 do not apply.
- Separate accesses may occur for each halfword of an instruction. The second instruction halfword is accessed only if bits 0-1 of the instruction are not both zeros. The third instruction halfword is accessed only if bits 0-1 of of the instruction are both ones. Access exceptions for one of these halfwords are not necessarily recognized if the instruction can be completed without use of the contents of the halfword or if an exception of lower priority can be determined without the use of the halfword.
- 4 The special-operation exception recognized by LOAD REAL ADDRESS has priority
- 5 As in instruction fetching, separate accesses may occur for each portion of an operand. Each of these accesses, and also accesses for different operands, are of equal priority, and the two entries 8.B and 8.C are listed to represent the relative priorities of exceptions associated with any two of these accesses. Access exceptions for INSERT STORAGE KEY EXTENDED, INSERT VIRTUAL STORAGE KEY, INVALIDATE PAGE TABLE ENTRY, LOAD REAL ADDRESS, STORE REAL ADDRESS, RESET REFERENCE BIT EXTENDED, SET STORAGE KEY EXTENDED, and TEST PROTECTION are also included in 8.B.
- For MOVE LONG, MOVE LONG EXTENDED, COMPARE LOGICAL LONG, and COMPARE LOGICAL LONG EXTENDED, an access exception for a particular operand can be indicated only if the R field for that operand designates an even-numbered register.
- The exception can be indicated only if the sign, digit, or digits responsible for the exception were fetched without encountering an access exception.
- 8 The exception can be indicated only if the digits used in establishing the exception, and also the signs, were fetched without encountering an access exception, only if the signs are valid, and only if the digits used in establishing the exception are valid.

Figure 6-6 (Part 2 of 2). Priority of Program-Interruption Conditions

Access Exceptions

The access exceptions consist of those exceptions which can be encountered while using an absolute, instruction, logical, real, or virtual address to access storage. Thus, in the access-register mode, the exceptions are:

- 1. ALET specification
- 2. ALEN translation
- 3. ALE sequence
- 4. ASTE validity
- ASTE sequence
- 6. Extended authority
- 7. Addressing (the ART tables)
- 8. ASCE type
- 9. Region first translation
- 10. Region second translation
- 11. Region third translation
- 12. Segment translation
- 13. Page translation
- 14. Translation specification
- 15. Addressing (the DAT tables)
- 16. Addressing (the operand or instruction)
- 17. Protection (key-controlled, access-list-controlled, page, and low-address)

With DAT on but in other than the access-register mode, exceptions 8-17 in the above list, except for access-list-controlled protection, can be encountered.

With DAT off, the exceptions are:

- 1. Addressing (the operand or instruction)
- 2. Protection (key-controlled and low-address)

Additionally, even with DAT off, the instruction STORE REAL ADDRESS can encounter exceptions 1-17, the instruction LOAD REAL ADDRESS can encounter exceptions 7, 14, and 15, and the instruction INVALIDATE PAGE TABLE ENTRY can encounter exception 15.

The access exceptions are listed in more detail in Figure 6-7 on page 6-42.

Programming Note: The priorities in Figure 6-7 on page 6-42 could be renumbered, but they are kept as they are to allow easier comparison to the corresponding ESA/390 priorities. Specifically, B.1.A.1-B.1.A.9 could be changed to B.1-B.9, but ESA/390 contains "B.1.B Translation-specification exception due to invalid encoding of bits 8-12 of control register 0."

Α.	Protection exception (low-address protection) due to a store-type operand reference with an effective address in the range 0-511 or 4096-4607. Not recognized if DAT is on and the address-space-control element to be used in the translation cannot be obtained because of another exception.
B.1.A.1	ALET-specification exception due to bits 0-6 of access register not being all zeros.¹
B.1.A.2	Addressing exception for access to effective access- list designation. ²
B.1.A.3	ALEN-translation exception due to access-list entry being outside the list.¹
B.1.A.4	Addressing exception for access to access-list entry. ²
B.1.A.5	ALEN-translation exception due to I bit in access- list entry having the value one.¹
B.1.A.6	ALE-sequence exception due to access-list-entry sequence number (ALESN) in access register not being equal to ALESN in access-list entry. 1
B.1.A.7	Addressing exception for access to ASN-second-table entry. ²
B.1.A.8	ASTE-validity exception due to I bit in ASN-second- table entry having the value one.¹
B.1.A.9	ASTE-sequence exception due to ASN-second-table- entry sequence number (ASTESN) in access-list entry not being equal to ASTESN in ASN-second-table entry. ¹
	Note: Exceptions B.1.A.10 through B.1.A.12 are recognized only when the private bit in the accesslist entry is one and the ALEAX in the entry is not equal to the EAX in control register 8.
B.1.A.10	Extended-authority exception due to authority-table entry being outside table.¹
B.1.A.11	Addressing exception for access to authority-table entry. ²
B.1.A.12	Extended-authority exception due to (1) private bit in access-list entry not being zero, (2) access-list-entry authorization index in access-list entry not being equal to extended authorization index in control register 8, and (3) secondary-authority bit selected by extended authorization index not being one. ¹

Figure 6-7 (Part 1 of 3). Priority of Access Exceptions

B.2.A	Protection exception (access-list-controlled protection) due to store-type operand reference to a virtual address which is protected against stores. 1
B.2.B.1	ASCE-type exception due to bits 0-10, 0-21, or 0-32 of instruction or operand address not being zeros when address-space-control element is a region-second-table designation, region-third-table designation, or segment-table designation, respectively. ³
B.2.B.2	Region-first-, region-second-, region-third-, or segment-translation exception due to required entry in table designated by address-space-control element being outside of table. ³
	Note: Exceptions B.2.B.3 through B.2.B.6 are recognized for a region-first-table, region-second-table, region-third-table, and segment-table entry in the order in which the entries are used.
B.2.B.3	Addressing exception for access to table entry.4
B.2.B.4	Region-first-, region-second-, region-third-, or segment-translation exception due to I bit in table entry having the value one. ³
B.2.B.5	Translation-specification exception due to (1) TT in table entry not equal to DT in designating address-space-control element or not one less than TT in designating next-higher-level table entry or (2) invalid one in segment-table entry if this entry is a segment-table entry (common-segment bit if private-space bit in address-space-control element is one).4
B.2.B.6	Region-second-, region-third-, or segment-translation exception due to required entry in next-lower-level table entry, if any, being outside of table. ³
B.2.B.7	Addressing exception for access to page-table entry. ⁵
B.2.B.8	Page-translation exception due to I bit in page-table entry having the value one. ³
B.2.B.9	Translation-specification exception due to invalid ones in page-table entry (bits 52 and 55) in which I bit is zero.4
	Note: Exceptions B.3.A, B.3.B, and B.4 are recognized only when DAT is off or the I bit in the page-table entry is zero.

Figure 6-7 (Part 2 of 3). Priority of Access Exceptions

Note: Exceptions B.3.A, B.3.B, and B.4 are recognized only when DAT is off or the I bit in the page-table entry is zero. B.3.A Protection exception (page protection) due to a store-type operand reference to a virtual address which is protected against stores.6 B.3.B Addressing exception for access to instruction or operand. B.4. Protection exception (key-controlled protection) due to attempt to access a protected instruction or operand location.

Explanation:

- Not applicable when not in the access-register mode; not applicable for execution of TEST ACCESS and for translation of operand address of LOAD REAL ADDRESS and TEST PROTECTION.
- Not applicable when not in the access-register mode, except applicable for execution of TEST ACCESS and, when PSW bits 16 and 17 are 01 binary, for translation of operand address of LOAD REAL ADDRESS and second-operand address of STORE REAL ADDRESS.
- Not applicable when DAT is off except for translation of second-operand address of STORE REAL ADDRESS; not applicable to operand addresses of LOAD REAL ADDRESS and TEST PROTECTION.
- Not applicable when DAT is off except for translation of operand address of LOAD REAL ADDRESS and second-operand address of STORE REAL ADDRESS.
- Not applicable when DAT is off, except for execution of INVALIDATE PAGE TABLE ENTRY and for translation of operand address of LOAD REAL ADDRESS and second-operand address of STORE REAL ADDRESS.
- 6 Not applicable when DAT is off.
- For MOVE PAGE, if the condition is true for both operands, the exception is recognized for the second operand. Also, if the condition-code-option bit is one, the exception is not recognized. Instead, condition code 1 is set if the condition is true for only the first operand, or condition code 2 is set if the condition is true for the second operand or both operands.

Figure 6-7 (Part 3 of 3). Priority of Access Exceptions

ASN-Translation Exceptions

The ASN-translation exceptions are those exceptions which are common to the process of translating an ASN in the instructions PROGRAM RETURN, PROGRAM TRANSFER, and SET SECONDARY ASN. The exceptions and the priority in which they are detected are shown in Figure 6-8 on page 6-45.

- Addressing exception for access to ASNfirst-table entry.
- AFX-translation exception due to I bit (bit 0) in ASN-first-table entry being one.
- Addressing exception for access to ASNsecond-table entry.
- ASX-translation exception due to I bit (bit 0) in ASN-second-table entry being one.

Figure 6-8. Priority of ASN-Translation Exceptions

Subspace-Replacement Exceptions

The subspace-replacement exceptions are those exceptions which can be recognized during a subspace-replacement operation in PROGRAM CALL, PROGRAM RETURN, PROGRAM TRANSFER, or SET SECONDARY ASN. The exceptions and their priority are shown in Figure 6-9.

- Addressing exception for access to dispatchable-unit control table.
- Addressing exception for access to subspace ASN-second-table entry.
- ASTE-validity exception due to bit 0 being one in subspace ASN-second-table entry.
- 4. ASTE-sequence exception due to subspace ASN-second-table-entry sequence number in dispatchable-unit control table not being equal to ASN-second-table-entry sequence number in subspace ASN-second-table entry.

Figure 6-9. Priority of Subspace-Replacement Exceptions

Trace Exceptions

The trace exceptions are those exceptions which can be encountered while forming a trace-table entry. The exceptions and their priority are shown in Figure 6-10.

- A. Protection exception (low-address protection) due to entry address being in the range 0-511 or 4096-4607.
- B.1 Trace-table exception due to new entry reaching or crossing next 4K-byte boundary.
- B.2 Addressing exception for access to trace-table entry.

Figure 6-10. Priority of Trace Exceptions

Restart Interruption

The restart interruption provides a means for the operator or another CPU to invoke the execution of a specified program. The CPU cannot be disabled for this interruption.

A restart interruption causes the old PSW to be stored at real locations 288-303 and a new PSW, designating the start of the program to be executed, to be fetched from real locations 416-431. The instruction-length code and interruption code are not stored.

If the CPU is in the operating state, the exchange of the PSWs occurs at the completion of the current unit of operation and after all other pending interruption conditions for which the CPU is enabled have been honored. If the CPU is in the stopped state, the CPU enters the operating state and exchanges the PSWs without first honoring any other pending interruptions.

The restart interruption is initiated by activating the restart key. The operation can also be initiated at the addressed CPU by executing a SIGNAL PROCESSOR instruction which specifies the restart order.

When the rate control is set to the instruction-step position, it is unpredictable whether restart causes a unit of operation or additional interruptions to be performed after the PSWs have been exchanged.

Programming Note: To perform a restart when the CPU is in the check-stop state, the CPU has to be reset. Resetting with loss of the least amount of information can be accomplished by means of the system-reset-normal key, which does not clear the contents of program-addressable registers, including the control registers, but causes the channel subsystem to be

reset. The CPU-reset SIGNAL PROCESSOR order can be used to clear the CPU without affecting the channel subsystem.

Supervisor-Call Interruption

The supervisor-call interruption occurs when the instruction SUPERVISOR CALL is executed. The CPU cannot be disabled for the interruption, and the interruption occurs immediately upon the execution of the instruction.

The supervisor-call interruption causes the old PSW to be stored at real locations 320-335 and a new PSW to be fetched from real locations 448-463.

The contents of bit positions 8-15 of the SUPER-VISOR CALL instruction are placed in the right-most byte of the interruption code. The leftmost byte of the interruption code is set to zero. The instruction-length code is 1, unless the instruction was executed by means of EXECUTE, in which case the code is 2.

The interruption code is placed at real locations 138-139; the instruction-length code is placed in bit positions 5 and 6 of the byte at real location 137, with the other bits set to zeros; and zeros are stored at real location 136.

Priority of Interruptions

During the execution of an instruction, several interruption-causing events may occur simultaneously. The instruction may give rise to a program interruption, a request for an external interruption may be received, equipment malfunctioning may be detected, an I/O-interruption request may be made, and the restart key may be activated. Instead of the program interruption, a supervisor-call interruption might occur; or both can occur if PER is active. Simultaneous interruption requests are honored in a predetermined order.

An exigent machine-check condition has the highest priority. When it occurs, the current operation is terminated or nullified. Program and supervisor-call interruptions that would have occurred as a result of the current operation may be eliminated. Any pending repressible machine-check conditions may be indicated with the exigent machine-check interruption. Every rea-

sonable attempt is made to limit the side effects of an exigent machine-check condition, and requests for external, I/O, and restart interruptions normally remain unaffected.

In the absence of an exigent machine-check condition, interruption requests existing concurrently at the end of a unit of operation are honored, in descending order of priority, as follows:

- Supervisor call
- Program
- · Repressible machine check
- External
- Input/output
- Restart

The processing of multiple simultaneous interruption requests consists in storing the old PSW and fetching the new PSW belonging to the interruption first honored. This new PSW is subsequently stored without the execution of any instructions, and the new PSW associated with the next interruption is fetched. Storing and fetching of PSWs continues until no more interruptions are to be serviced. The priority is reevaluated after each new PSW is loaded. Each evaluation takes into consideration any additional interruptions which may have become pending. Additionally, external and I/O interruptions, as well as machinecheck interruptions due to repressible conditions, occur only if the current PSW at the instant of evaluation indicates that the CPU is interruptible for the cause.

Instruction execution is resumed using the lastfetched PSW. The order of executing interruption subroutines is, therefore, the reverse of the order in which the PSWs are fetched.

If the new PSW for a program interruption does not specify the wait state and has an odd instruction address, or causes an access exception to be recognized, another program interruption occurs. Since this second interruption introduces the same unacceptable PSW, a string of interruptions is established. These program exceptions are recognized as part of the execution of the following instruction, and the string may be broken by an external, I/O, machine-check, or restart interruption or by the stop function.

If the new PSW for a program interruption contains a one in bit position 12 or in an unassigned bit position, if the leftmost 40 bits of the instruction

address are not zeros when bit 31 and 32 indicate 24-bit addressing, or the leftmost 33 bits are not zeros when bits 31 and 32 indicate 31-bit addressing, or if bit 32 is zero when bit 31 is one, another program interruption occurs. This condition is of higher priority than restart, I/O, external, or repressible machine-check conditions, or the stop function, and CPU reset has to be used to break the string of interruptions.

A string of interruptions for other interruption classes can also exist if the new PSW allows the interruption which has just occurred. These include machine-check interruptions, external interruptions, and I/O interruptions due to PCI conditions generated because of CCWs which form a loop. Furthermore, a string of interruptions involving more than one interruption class can exist. For example, assume that the CPU timer is negative and the CPU-timer subclass mask is one. If the external new PSW has a one in an unas-

signed bit position, and the program new PSW is enabled for external interruptions, then a string of interruptions occurs, alternating between external and program. Even more complex strings of interruptions are possible. As long as more interruptions must be serviced, the string of interruptions cannot be broken by employing the stop function; CPU reset is required.

Similarly, CPU reset has to be invoked to terminate the condition that exists when an interruption is attempted with a prefix value designating a storage location that is not available to the CPU.

Interruptions for all requests for which the CPU is enabled occur before the CPU is placed in the stopped state. When the CPU is in the stopped state, restart has the highest priority.

Programming Note: The order in which concurrent interruption requests are honored can be changed to some extent by masking.

Chapter 7. General Instructions

Data Format	. 7-2	CONVERT TO DECIMAL	. 7-70
Binary-Integer Representation	. 7-2	CONVERT UNICODE TO UTF-8	. 7-71
Binary Arithmetic	. 7-3	CONVERT UTF-8 TO UNICODE	. 7-74
Signed Binary Arithmetic	. 7-4	COPY ACCESS	. 7-77
Addition and Subtraction	. 7-4	DIVIDE	. 7-77
Fixed-Point Overflow	. 7-4	DIVIDE LOGICAL	
Unsigned Binary Arithmetic	. 7-4	DIVIDE SINGLE	
Signed and Logical Comparison		EXCLUSIVE OR	. 7-79
Instructions		EXECUTE	
ADD		EXTRACT ACCESS	
ADD HALFWORD		EXTRACT PSW	
ADD HALFWORD IMMEDIATE		INSERT CHARACTER	
ADD LOGICAL		INSERT CHARACTERS UNDER MASK	
ADD LOGICAL WITH CARRY		INSERT IMMEDIATE	
AND		INSERT PROGRAM MASK	
AND IMMEDIATE		LOAD	
BRANCH AND LINK		LOAD ACCESS MULTIPLE	
BRANCH AND SAVE		LOAD ADDRESS	
BRANCH AND SAVE AND SET MODE		LOAD ADDRESS EXTENDED	
BRANCH AND SET MODE		LOAD ADDRESS RELATIVE LONG	
BRANCH ON CONDITION		LOAD AND TEST	
BRANCH ON COUNT		LOAD COMPLEMENT	
BRANCH ON INDEX HIGH		LOAD HALFWORD	
BRANCH ON INDEX LOW OR EQUAL .		LOAD HALFWORD IMMEDIATE	
BRANCH RELATIVE AND SAVE		LOAD LOGICAL	
BRANCH RELATIVE AND SAVE LONG		LOAD LOGICAL CHARACTER	
BRANCH RELATIVE ON CONDITION .	. 7-26	LOAD LOGICAL HALFWORD	
BRANCH RELATIVE ON CONDITION	7.00	LOAD LOGICAL THIRTY ONE BITS	
LONG		LOAD MULTIPLE	
BRANCH RELATIVE ON COUNT		LOAD MULTIPLE	
BRANCH RELATIVE ON INDEX HIGH . BRANCH RELATIVE ON INDEX LOW	. 1-20		
OR EQUAL	7.00	LOAD MULTIPLE HIGH	
CHECKSUM		LOAD PAIR FROM QUADWORD	
COMPARE		LOAD POSITIVE	
COMPARE AND FORM CODEWORD .		LOAD REVERSED	
COMPARE AND SWAP		MONITOR CALL	
COMPARE DOUBLE AND SWAP		MOVE	
COMPARE HALFWORD		MOVE INVERSE	
COMPARE HALFWORD IMMEDIATE		MOVE LONG	
COMPARE LOGICAL		MOVE LONG EXTENDED	
COMPARE LOGICAL CHARACTERS	. / ¬∠	MOVE LONG UNICODE	
UNDER MASK	7-43	MOVE NUMERICS	
COMPARE LOGICAL LONG		MOVE STRING	
COMPARE LOGICAL LONG EXTENDED		MOVE WITH OFFSET	
COMPARE LOGICAL LONG UNICODE		MOVE ZONES	
COMPARE LOGICAL STRING		MULTIPLY	
COMPARE UNTIL SUBSTRING EQUAL		MULTIPLY HALFWORD	
COMPRESSION CALL		MULTIPLY HALFWORD IMMEDIATE	
CONVERT TO BINARY		MULTIPLY LOGICAL	

© Copyright IBM Corp. 1990-2001 **7-1**

MULTIPLY SINGLE 7-110	STORE HALFWORD 7-142
OR	STORE MULTIPLE 7-142
OR IMMEDIATE 7-112	STORE MULTIPLE HIGH 7-143
PACK	STORE PAIR TO QUADWORD 7-143
PACK ASCII 7-113	STORE REVERSED 7-143
PACK UNICODE 7-114	SUBTRACT
PERFORM LOCKED OPERATION 7-115	SUBTRACT HALFWORD 7-145
ROTATE LEFT SINGLE LOGICAL 7-130	SUBTRACT LOGICAL 7-145
SEARCH STRING 7-131	SUBTRACT LOGICAL WITH BORROW .7-146
SET ACCESS 7-132	SUPERVISOR CALL 7-147
SET ADDRESSING MODE 7-132	TEST ADDRESSING MODE 7-147
SET PROGRAM MASK 7-133	TEST AND SET 7-147
SHIFT LEFT DOUBLE 7-133	TEST UNDER MASK (TEST UNDER
SHIFT LEFT DOUBLE LOGICAL 7-134	MASK HIGH, TEST UNDER MASK
SHIFT LEFT SINGLE 7-135	LOW) 7-148
SHIFT LEFT SINGLE LOGICAL 7-135	TRANSLATE
SHIFT RIGHT DOUBLE 7-136	TRANSLATE AND TEST 7-150
SHIFT RIGHT DOUBLE LOGICAL 7-136	TRANSLATE EXTENDED 7-151
SHIFT RIGHT SINGLE 7-137	TRANSLATE ONE TO ONE 7-153
SHIFT RIGHT SINGLE LOGICAL 7-137	TRANSLATE ONE TO TWO 7-153
STORE	TRANSLATE TWO TO ONE 7-153
STORE ACCESS MULTIPLE 7-138	TRANSLATE TWO TO TWO 7-153
STORE CHARACTER 7-138	UNPACK
STORE CHARACTERS UNDER MASK 7-139	UNPACK ASCII
STORE CLOCK 7-139	UNPACK UNICODE 7-160
STORE CLOCK EXTENDED 7-140	UPDATE TREE

This chapter includes all the unprivileged instructions described in this publication other than the decimal and floating-point instructions.

Data Format

The general instructions treat data as being of four types: signed binary integers, unsigned binary integers, unstructured logical data, and decimal data. Data is treated as decimal by the converpacking, and unpacking instructions. sion. Decimal data is described in Chapter 8, "Decimal Instructions."

The general instructions manipulate data which resides in general registers or in storage or is introduced from the instruction stream. Some general instructions operate on data which resides in the PSW or the TOD clock.

In a storage-and-storage operation the operand fields may be defined in such a way that they overlap. The effect of this overlap depends upon the operation. When the operands remain unchanged, as in COMPARE or TRANSLATE AND TEST, overlapping does not affect the execution of the operation. For instructions such as MOVE and TRANSLATE, one operand is replaced by new data, and the execution of the operation may be affected by the amount of overlap and the manner in which data is fetched or stored. For purposes of evaluating the effect of overlapped operands, data is considered to be handled one eight-bit byte at a time. Special rules apply to the operands of MOVE LONG and MOVE INVERSE. See "Interlocks within a Single Instruction" on page 5-80 for how overlap is detected in the access-register mode.

Binary-Integer Representation

Binary integers are treated as signed or unsigned.

In an unsigned binary integer, all bits are used to express the absolute value of the number. When two unsigned binary integers of different lengths are added, the shorter number is considered to be extended on the left with zeros.

In some operations, the result is achieved by the use of the one's complement of the number. The one's complement of a number is obtained by inverting each bit of the number, including the sign.

For signed binary integers, the leftmost bit represents the sign, which is followed by the numeric field. Positive numbers are represented in true binary notation with the sign bit set to zero. When the value is zero, all bits are zeros, including the sign bit. Negative numbers are represented in two's-complement binary notation with a one in the sign-bit position.

Specifically, a negative number is represented by the two's complement of the positive number of the same absolute value. The two's complement of a number is obtained by forming the one's complement of the number, adding a value of one in the rightmost bit position, allowing a carry into the sign position, and ignoring any carry out of the sign position.

This number representation can be considered the rightmost portion of an infinitely long representation of the number. When the number is positive, all bits to the left of the most significant bit of the number are zeros. When the number is negative, these bits are ones. Therefore, when a signed operand must be extended with bits on the left, the extension is achieved by setting these bits equal to the sign bit of the operand.

The notation for signed binary integers does not include a negative zero. It has a number range in which, for a given length, the set of negative nonzero numbers is one larger than the set of positive nonzero numbers. The maximum positive number consists of a sign bit of zero followed by all ones, whereas the maximum negative number (the negative number with the greatest absolute value) consists of a sign bit of one followed by all zeros.

A signed binary integer of either sign, except for zero and the maximum negative number, can be changed to a number of the same magnitude but opposite sign by forming its two's complement. Forming the two's complement of a number is equivalent to subtracting the number from zero. The two's complement of zero is zero.

The two's complement of the maximum negative number cannot be represented in the same number of bits. When an operation, such as LOAD COMPLEMENT, attempts to produce the two's complement of the maximum negative number, the result is the maximum negative number, and a fixed-point-overflow exception is recognized. An overflow does not result, however, when the maximum negative number is complemented as an intermediate result but the final result is within the representable range. example of this case is a subtraction of the maximum negative number from -1. The product of two maximum negative numbers of a given length is representable as a positive number of double that length.

In discussions of signed binary integers in this publication, a signed binary integer includes the Thus, the expression "32-bit signed binary integer" denotes an integer with 31 numeric bits and a sign bit, and the expression "64-bit signed binary integer" denotes an integer with 63 numeric bits and a sign bit.

In an arithmetic operation, a carry out of the numeric field of a signed binary integer is carried into the sign bit. However, in algebraic leftshifting, the sign bit does not change even if significant numeric bits are shifted out.

Programming Notes:

- 1. An alternate way of forming the two's complement of a signed binary integer is to invert all bits to the left of the rightmost one bit, leaving the rightmost one bit and all zero bits to the right of it unchanged.
- 2. The numeric bits of a signed binary integer may be considered to represent a positive value, with the sign representing a value of either zero or the maximum negative number.

Binary Arithmetic

Many of the instructions that perform a registerregister-and-register and-storage or arithmetic operation are provided in sets of three instructions corresponding to three different combinations of operand lengths. These three instructions have the same name but different operation codes and mnemonics. For example, ADD (A) operates on 32-bit operands and produces a 32-bit result, ADD (AG) operates on 64-bit operands and produces a 64-bit result, and ADD (AGF) operates on a 64-bit operand and a 32-bit operand and produces a 64-bit result. The letter "G" alone in the mnemonic indicates a completely 64-bit operation, and the letters "GF" indicate a 32-to-64-bit operation.

In a 32-to-64-bit operation, the intermediate result is 64 bits. LOAD COMPLEMENT (LCGFR) forms the two's complement of the maximum negative 32-bit number without recognizing overflow.

A 32-bit operand in a general register is in bit positions 32-63 of the register. In an operation on the operand, such as by ADD (A), bits 0-31 of the register are unused and remain unchanged. A 64-bit operand in a general register is in bit positions 0-63 of the register, and all of the bits participate in an operation on the operand, such as by ADD (AG). However, some instructions, which do not have "G" in their mnemonics, use a 64-bit operand of which the leftmost 32 bits are in bit positions 32-63 of the even register of an even-odd general-register pair, and the rightmost 32 bits are in bit positions 32-63 of the odd register of the pair.

The bits of a 32-bit operand in storage are numbered 0-31. When the operand is in bit positions 32-63 of a general register, the bits are numbered 32-63.

Signed Binary Arithmetic

Addition and Subtraction

Addition of signed binary integers is performed by adding all bits of each operand, including the sign bits. When one of the operands is shorter, the shorter operand is considered to be extended on the left to the length of the longer operand by propagating the sign-bit value.

For a 32-bit signed binary integer in a general register, the sign bit is bit 32 of the register. For a 64-bit signed binary integer in a general register, the sign bit is bit 0 of the register.

Subtraction is performed by adding the one's complement of the second operand and a value of one to the first operand.

Fixed-Point Overflow

A fixed-point-overflow condition exists for signed binary addition or subtraction when the carry out of the sign-bit position and the carry out of the leftmost numeric bit position disagree. Detection of an overflow does not affect the result produced by the addition. In mathematical terms, signed addition and subtraction produce a fixed-point overflow when the result is outside the range of representation for signed binary integers. Specifically, for ADD (A) and SUBTRACT (S), which operate on 32-bit signed binary integers, there is an overflow when the proper result would be greater than or egual to +231 or less than -231. The actual result placed in the general register after an overflow differs from the proper result by 232. A fixed-point overflow causes a program interruption if allowed by the program mask. Similarly, for ADD (AG) and SUBTRACT (SG), which operate on 64-bit signed binary integers, there is an overflow when the proper result would be greater than or equal to +263 or less than -263, and the actual result placed in the general register after an overflow differs from the proper result by 264. ADD (AGF) and SUBTRACT (SGF) have the same 64-bit result and overflow rules as ADD (AG) and SUB-TRACT (SG).

The instructions SHIFT LEFT SINGLE and SHIFT LEFT DOUBLE produce an overflow when the result is outside the range of representation for signed binary integers. The actual result differs from that for addition and subtraction in that the sign of the result remains the same as the original sign.

Unsigned Binary Arithmetic

Addition of unsigned binary integers is performed by adding all bits of each operand. Subtraction is performed by adding the one's complement of the second operand (the subtractor) and a value of one to the first operand (the subtrahend). In any case, when one of the operands is shorter, the shorter operand is considered to be extended on the left with zeros. During subtraction, this extension applies before an operand is complemented, and it applies to the value of one.

Unsigned binary arithmetic is used in address arithmetic for adding the X, B, and D fields. (See "Address Generation" on page 5-7.) It is also used to obtain the addresses of the function bytes

in TRANSLATE and TRANSLATE AND TEST. Furthermore, unsigned binary arithmetic is used on 32-bit or 64-bit unsigned binary integers by ADD LOGICAL, ADD LOGICAL WITH CARRY, DIVIDE LOGICAL, MULTIPLY LOGICAL, SUB-TRACT LOGICAL, and SUBTRACT LOGICAL WITH BORROW.

Given the same length operands, ADD (A, AG, AGF) and ADD LOGICAL (AL, ALG, ALGF) produce the same 32-bit or 64-bit result. The instructions differ only in the interpretation of this ADD interprets the result as a signed binary integer and inspects it for sign, magnitude, and overflow to set the condition code accordingly. ADD LOGICAL interprets the result as an unsigned binary integer and sets the condition code according to whether the result is zero and whether there was a carry out of bit position 32, for a 32-bit integer, or out of bit position 0 for a 64-bit integer. Such a carry is not considered an overflow, and no program interruption for overflow can occur for ADD LOGICAL.

SUBTRACT LOGICAL differs from ADD LOGICAL in that the one's complement of the second operand and a value of one are added to the first operand.

For ADD LOGICAL WITH CARRY, a carry from a previous operation is represented by a one value of bit 18 of the current PSW. Bit 18 is the leftmost bit of the two-bit condition code in the PSW. For SUBTRACT LOGICAL WITH BORROW, a borrow from a previous operation is represented by a zero value of bit 18. A borrow is equivalent to the absence of a carry.

Programming Notes:

1. Logical addition and subtraction may be used to perform arithmetic on multiple-precision binary-integer operands. Thus, for multipleprecision addition, ADD LOGICAL can be used to add the lowest-order corresponding parts of the operands, and ADD LOGICAL WITH CARRY can be used to add the other corresponding parts of the operands, moving from right to left in the operands. multiple-precision operands are signed, ADD should be used on the highest-order parts. The condition code then indicates any overflow or the proper sign and magnitude of the entire result; an overflow is also indicated by a program interruption for fixed-point overflow if allowed by the program mask. When ADD is used, a value of one must be added to the sum of the highest-order parts if the condition code indicated there was a carry from the addition of the next-lower parts.

2. Another use for ADD LOGICAL is to increment values representing binary counters, which are allowed to wrap around from all ones to all zeros without indicating overflow.

Signed and Logical Comparison

Comparison operations determine whether two operands are equal or not and, for most operations, which of two unequal operands is the greater (high). Signed-binary-comparison operations are provided which treat the operands as signed binary integers, and logical-comparison operations are provided which treat the operands as unsigned binary integers or as unstructured data.

COMPARE (C, CG, CGF) and COMPARE HALFWORD are signed-binary-comparison operations. These instructions are equivalent to SUB-TRACT (S, SG, SGF) and SUBTRACT HALFWORD without replacing either operand, the resulting difference being used only to set the condition code. The operations permit comparison of numbers of opposite sign which differ by 263 or Thus, unlike SUBTRACT, COMPARE more. cannot cause overflow.

Logical comparison of two operands is performed byte by byte, in a left-to-right sequence. The operands are equal when all their bytes are equal. When the operands are unequal, the comparison result is determined by a left-to-right comparison of corresponding bit positions in the first unequal pair of bytes: the zero bit in the first unequal pair of bits indicates the low operand, and the one bit the high operand. Since the remaining bit and byte positions do not change the comparison, it is not necessary to continue comparing unequal operands beyond the first unequal bit pair.

Instructions

The general instructions and their mnemonics, formats, and operation codes are listed in Figure 7-1 on page 7-8. The figure also indicates which instructions are new in z/Architecture as compared to ESA/390, when the condition code is set, the instruction fields that designate access registers, and the exceptional conditions in operand designations, data, or results that cause a program interruption.

The instructions that are new in z/Architecture are indicated in Figure 7-1 by "N." A few of the instructions that are new in z/Architecture have also been added to ESA/390, and these are indicated by "N3."

When the operands of an instruction are 32-bit operands, the mnemonic for the instruction does not include a letter indicating the operand length. If there is an instruction with the same name but with 64-bit operands, its mnemonic includes the letter "G." If there is an instruction with the same name but with a 64-bit first operand and a 32-bit second operand, its mnemonic includes the letters "GF." In Figure 7-1, when there is an instruction with 32-bit operands and other instructions with the same name but with "G" or "GF" added in their mnemonics, the first instruction has "(32)" after its name, and the other instructions have "(64)" or "(64<32)," respectively, after their names. Some 32-bit operand-length instructions do not have 64-bit operand-length counterparts, and they do not have "(32)" after their names. However, all instructions for multiplication or division are marked to show, or approximately show, operand lengths.

A detailed definition of instruction formats. operand designation and length, and address generation is contained in "Instructions" on page 5-2. Exceptions to the general rules stated in that section are explicitly identified in the individual instruction descriptions.

Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designations for the assembler language are shown with each instruction. For LOAD AND TEST with 32-bit operands, for example, LTR is the mnemonic and R1,R2 the operand designation.

Programming Notes:

1. Trimodal addressing affects the general instructions only in the manner in which logical storage addresses are handled, except as follows.

The instructions BRANCH AND LINK (BAL, BALR), BRANCH AND SAVE (BAS, BASR), BRANCH AND SAVE AND SET MODE, BRANCH AND SET MODE. BRANCH RELA-TIVE AND SAVE, and BRANCH RELATIVE AND SAVE LONG place information in bit positions 32-39 of general register R1 as in ESA/390 in the 24-bit or 31-bit addressing mode or place address bits in those bit positions in the 64-bit addressing mode.

The instruction BRANCH AND SAVE AND SET MODE places a zero in bit position 63 of general register R1 in the 24-bit or 31-bit addressing mode or places a one in that bit position in the 64-bit addressing mode.

The instruction BRANCH AND SET MODE leaves the contents of bit position 63 of general register R1 unchanged in the 24-bit or 31-bit addressing mode or places a one in that bit position in the 64-bit addressing mode.

The following instructions leave bits 0-31 of a general register unchanged in the 24-bit or 31-bit addressing mode but place or update address or length information in them in the 64-bit addressing mode. Also, the leftmost byte of the results in registers may be handled differently depending on whether addressing mode is the 24-bit or the 31-bit mode.

- BRANCH AND LINK (BAL, BALR)
- BRANCH AND SAVE (BAS, BASR)
- BRANCH AND SAVE AND SET MODE
- BRANCH RELATIVE AND SAVE
- BRANCH RELATIVE AND SAVE LONG
- CHECKSUM
- COMPARE AND FORM CODEWORD
- COMPARE LOGICAL LONG
- COMPARE LOGICAL LONG EXTENDED
- COMPARE LOGICAL LONG UNICODE
- COMPARE LOGICAL STRING
- COMPARE UNTIL SUBSTRING EQUAL
- COMPRESSION CALL
- CONVERT UNICODE TO UTF-8
- CONVERT UTF-8 TO UNICODE
- LOAD ADDRESS
- LOAD ADDRESS EXTENDED

- LOAD ADDRESS RELATIVE LONG
- MOVE LONG
- MOVE LONG EXTENDED
- MOVE LONG UNICODE
- MOVE STRING
- SEARCH STRING
- TRANSLATE EXTENDED
- TRANSLATE AND TEST
- TRANSLATE ONE TO ONE
- TRANSLATE ONE TO TWO
- TRANSLATE TWO TO ONE
- TRANSLATE TWO TO TWO
- UPDATE TREE

The instructions in the preceding list are sometimes called modal instructions.

2. Bits 0-31 of general registers are changed by two types of instructions. The first type is a modal instruction, as listed in the preceding note, when the instruction is executed in the 64-bit addressing mode. The second type is an instruction having, independent of the addressing mode, either a 64-bit result operand in a single general register or a 128-bit result operand in an even-odd generalregister pair.

Most of the instructions of the second type are indicated by a "G," either alone or in "GF," in their mnemonics. The other instructions that change or may change bits 0-31 of a general register regardless of the current addressing mode are:

- AND IMMEDIATE (NIHH, NIHL only)
- INSERT CHARACTERS UNDER MASK (ICMH only)

- INSERT IMMEDIATE (IIHH, IIHL only)
- LOAD LOGICAL IMMEDIATE
- LOAD MULTIPLE DISJOINT
- LOAD MULTIPLE HIGH
- LOAD PAIR FROM QUADWORD
- OR IMMEDIATE (OIHH, OIHL only)

All of the instructions of the second type are sometimes referred to as "G-type" instructions.

If a program is not executed in the 64-bit addressing mode and does not contain a G-type instruction, it cannot change bits 0-31 of any general register.

- 3. It is not intended or expected that old programs not containing G-type instructions will be able to be executed successfully in the 64-bit addressing mode. However, this may be possible, particularly if, by programming convention, bits 0-31 of the general registers are always all zeros when an old program is given control.
- 4. The following additional general instructions are available when the extended-translation facility 2 is installed:
 - COMPARE LOGICAL LONG UNICODE
 - MOVE LONG UNICODE
 - PACK ASCII
 - PACK UNICODE
 - TRANSLATE ONE TO ONE
 - TRANSLATE ONE TO TWO
 - TRANSLATE TWO TO ONE
 - TRANSLATE TWO TO TWO
 - UNPACK ASCII
 - UNPACK UNICODE

Name	Mne- monic				Cł	naracteristics				Op Code
ADD (32) ADD (64) ADD (64<32) ADD (32) ADD (64)	AR AGR AGFR A	RRE RRE	C C	N N	A A	IF IF IF IF IF			B2 B2	1A B908 B918 5A E308
ADD (64<32) ADD HALFWORD ADD HALFWORD IMMEDIATE (32) ADD HALFWORD IMMEDIATE (64) ADD LOGICAL (32)	AGF AH AHI AGHI ALR	RI RI	C C C C	N N	A A	IF IF IF IF			B2 B2	E318 4A A7A A7B 1E
ADD LOGICAL (64) ADD LOGICAL (64<32) ADD LOGICAL (32) ADD LOGICAL (64) ADD LOGICAL (64<32)	ALGR ALGFR AL ALG ALGF	RRE RRE RX RXE RXE	C C C	N N N	A A A					B90A B91A 5E E30A E31A
ADD LOGICAL WITH CARRY (32) ADD LOGICAL WITH CARRY (64) ADD LOGICAL WITH CARRY (32) ADD LOGICAL WITH CARRY (64) AND (32)	ALCR ALCGR ALC ALCG NR	RRE RRE RXE RXE RR	C C C	N3 N N3 N	A A					B998 B988 E398 E388 14
AND (64) AND (32) AND (64) AND (character) AND (immediate)	NGR N NG NC NI	RXE	С	N N	A A A			B1 B1	B2 B2 B2	E380
AND IMMEDIATE (high high) AND IMMEDIATE (high low) AND IMMEDIATE (low high) AND IMMEDIATE (low low) BRANCH AND LINK	NIHH NIHL NILH NILL BALR	RI RI RI RI RR	C C C C	N N N		Т	В			A54 A55 A56 A57 05
BRANCH AND LINK BRANCH AND SAVE BRANCH AND SAVE BRANCH AND SAVE AND SET MODE BRANCH AND SET MODE	BAL BASR BAS BASSM BSM	RX RR RX RR				T T T	B B B B			45 0D 4D 0C 0B
BRANCH ON CONDITION BRANCH ON CONDITION BRANCH ON COUNT (32) BRANCH ON COUNT (64) BRANCH ON COUNT (32)	BCR BC BCTR BCTGR BCT	RR RX RR RRE RX		N		¢¹	B B B B			07 47 06 B946 46
BRANCH ON COUNT (64) BRANCH ON INDEX HIGH (32) BRANCH ON INDEX HIGH (64) BRANCH ON INDEX LOW OR EQUAL (32) BRANCH ON INDEX LOW OR EQUAL (64)	BCTG BXH BXHG BXLE BXLEG	RXE RS RSE RS RSE		N N N			B B B B			E346 86 EB44 87 EB45

Figure 7-1 (Part 1 of 8). Summary of General Instructions

Name	Mne- monic					CI	naracte	eris	tics					Op Code
BRANCH RELATIVE AND SAVE BRANCH RELATIVE AND SAVE LONG BRANCH RELATIVE ON CONDITION BRANCH RELATIVE ON CONDITION LONG BRANCH RELATIVE ON COUNT (32)	BRAS BRASL BRC BRCL BRCT	RI RIL RI RIL RI		N3 N3						B B B B				A75 C05 A74 C04 A76
BRANCH RELATIVE ON COUNT (64) BRANCH RELATIVE ON INDEX HIGH (32) BRANCH RELATIVE ON INDEX HIGH (64) BRANCH RELATIVE ON INDEX L OR E (32) BRANCH RELATIVE ON INDEX L OR E (64)		RSI RIE RSI		N N N						B B B B				A77 84 EC44 85 EC45
CHECKSUM COMPARE (32) COMPARE (64) COMPARE (64<32) COMPARE (32)	CKSM CR CGR CGFR	RRE RR RRE RRE RX	C C C	N N	A	SP							R2	B241 19 B920 B930 59
COMPARE (64) COMPARE (64<32) COMPARE AND FORM CODEWORD COMPARE AND SWAP (32) COMPARE AND SWAP (64)	CG CGF CFC CS CSG	RXE RXE S RS RSE	C C C	N N	A A A A	SP SP SP	II	\$ \$	GM		ST ST	I1	B2 B2	E320 E330 B21A BA EB30
COMPARE DOUBLE AND SWAP (32) COMPARE DOUBLE AND SWAP (64) COMPARE HALFWORD COMPARE HALFWORD IMMEDIATE (32) COMPARE HALFWORD IMMEDIATE (64)	CDS CDSG CH CHI CGHI	RSE	C C C C	N N	A A A	SP SP		\$			ST			BB EB3E 49 A7E A7F
COMPARE LOGICAL (32) COMPARE LOGICAL (64) COMPARE LOGICAL (64<32) COMPARE LOGICAL (32) COMPARE LOGICAL (64)	CLR CLGR CLGFR CL CLG		C C C	N N	A A								B2 B2	15 B921 B931 55 E321
COMPARE LOGICAL (64<32) COMPARE LOGICAL (character) COMPARE LOGICAL (immediate) COMPARE LOGICAL C. UNDER MASK (high) COMPARE LOGICAL C. UNDER MASK (low)	CLGF CLC CLI CLMH CLM	RXE SS SI RSE RS	C C C	N N	A A A A							B1 B1	B2 B2	E331 D5 95 EB20 BD
COMPARE LOGICAL LONG COMPARE LOGICAL LONG EXTENDED COMPARE LOGICAL LONG UNICODE COMPARE LOGICAL STRING COMPARE UNTIL SUBSTRING EQUAL	CLCL CLCLE CLCLU CLST CUSE		C C C	E2	A A A A	SP SP SP SP SP	II		GO GM			R1 R1	R3 R2 R2	0F A9 EB8F B25D B257

Figure 7-1 (Part 2 of 8). Summary of General Instructions

	Ī.,								
Name	Mne- monic				(haracteristics			Op Code
COMPRESSION CALL CONVERT TO BINARY (32) CONVERT TO BINARY (64) CONVERT TO DECIMAL (32) CONVERT TO DECIMAL (64)	CMPSC CVB CVBG CVD CVDG	RRE (RX RXE RX RXE	C N N	A A A A		II Dd GM Dd IK Dd IK	ST ST ST	B B B	2 B263 2 4F 2 E30E 2 4E 2 E32E
CONVERT UNICODE TO UTF-8 CONVERT UTF-8 TO UNICODE COPY ACCESS DIVIDE (32<64) DIVIDE (32<64)	CUUTF CUTFU CPYA DR D	RRE (RRE (RRE RR RX		A A	SF SF	IK	ST ST	R1 R U1 U	2 B2A6 2 B2A7 2 B24D 1D 2 5D
DIVIDE LOGICAL (32<64) DIVIDE LOGICAL (64<128) DIVIDE LOGICAL (32<64) DIVIDE LOGICAL (64<128) DIVIDE SINGLE (64)	DLR DLGR DL DLG DSGR	RRE RRE RXE RXE RRE	N3 N N3 N	İ	SF SF SF SF	IK IK IK			B997 B987 E397 E387 B90D
DIVIDE SINGLE (64<32) DIVIDE SINGLE (64) DIVIDE SINGLE (64<32) EXCLUSIVE OR (32) EXCLUSIVE OR (64)	DSGFR DSG DSGF XR XGR	RRE RXE RXE RR (A		IK			B91D 2 E30D 2 E31D 17 B982
EXCLUSIVE OR (32) EXCLUSIVE OR (64) EXCLUSIVE OR (character) EXCLUSIVE OR (immediate) EXECUTE	X XG XC XI EX	RX (RXE (SS (SI (RX	C N	A A A A		EX			2 57 2 E382 2 D7 97 44
EXTRACT ACCESS EXTRACT PSW INSERT CHARACTER INSERT CHARACTERS UNDER MASK (high) INSERT CHARACTERS UNDER MASK (low)	EAR EPSW IC ICMH ICM	RRE RRE RX RSE (A A A				B B	2 B24F B98D 2 43 2 EB80 2 BF
INSERT IMMEDIATE (high high) INSERT IMMEDIATE (high low) INSERT IMMEDIATE (low high) INSERT IMMEDIATE (low low) INSERT PROGRAM MASK	IIHH IIHL IILH IILL IPM	RI RI RI RI RRE	N N N						A50 A51 A52 A53 B222
LOAD (32) LOAD (64) LOAD (64<32) LOAD (32) LOAD (64)	LR LGR LGFR L	RR RRE RRE RX RXE	N N	A					18 B904 B914 2 58 2 E304
LOAD (64<32) LOAD ACCESS MULTIPLE LOAD ADDRESS LOAD ADDRESS EXTENDED LOAD ADDRESS RELATIVE LONG	LGF LAM LA LAE LARL	RXE RS RX RX RIL	N N3	A					2 E314 B 9A 41 P 51 C00

Figure 7-1 (Part 3 of 8). Summary of General Instructions

Name	Mne- monic					CI	haracteristics				Op Code
LOAD AND TEST (32) LOAD AND TEST (64) LOAD AND TEST (64<32) LOAD COMPLEMENT (32) LOAD COMPLEMENT (64)	LTR LTGR LTGFR LCR LCGR	RR RRE RRE RR RRE	C C C	N N			IF IF				12 B902 B912 13 B903
LOAD COMPLEMENT (64<32) LOAD HALFWORD (32) LOAD HALFWORD (64) LOAD HALFWORD IMMEDIATE (32) LOAD HALFWORD IMMEDIATE (64)	LCGFR LH LGH LHI LGHI	RRE RX RXE RI RI	С	N N N	A A		IF				B913 48 E315 A78 A79
LOAD LOGICAL (64<32) LOAD LOGICAL (64<32) LOAD LOGICAL CHARACTER LOAD LOGICAL HALFWORD LOAD LOGICAL IMMEDIATE (high high)	LLGFR LLGF LLGC LLGH LLIHH	RXE RXE RXE		N N N N	A A A					B2	B916 E316 E390 E391 A5C
LOAD LOGICAL IMMEDIATE (high low) LOAD LOGICAL IMMEDIATE (low high) LOAD LOGICAL IMMEDIATE (low low) LOAD LOGICAL THIRTY ONE BITS LOAD LOGICAL THIRTY ONE BITS	LLIHL LLILH LLILL LLGTR LLGT	RI RI		N N N N	А					B2	A5D A5E A5F B917 E317
LOAD MULTIPLE (32) LOAD MULTIPLE (64) LOAD MULTIPLE DISJOINT LOAD MULTIPLE HIGH LOAD NEGATIVE (32)	LM LMG LMD LMH LNR	RS RSE SS RSE RR	С	N N N	A A A				B2	B2 B4	98 EB04 EF EB96 11
LOAD NEGATIVE (64) LOAD NEGATIVE (64<32) LOAD PAIR FROM QUADWORD LOAD POSITIVE (32) LOAD POSITIVE (64)	LNGR LNGFR LPQ LPR LPGR	RRE RRE RXE RR RRE	C C	N N N	А	SP	IF IF			B2	B901 B911 E38F 10 B900
LOAD POSITIVE (64<32) LOAD REVERSED (32) LOAD REVERSED (64) LOAD REVERSED (16) LOAD REVERSED (32)	LPGFR LRVR LRVGR LRVH LRV	RRE	С	N N3 N N3 N3	A A		IF				B910 B91F B90F E31F E31E
LOAD REVERSED (64) MONITOR CALL MOVE (character) MOVE (immediate) MOVE INVERSE	LRVG MC MVC MVI MVCIN	RXE SI SS SI SS		N	A A A	SP	МО	ST	В1	B2 B2 B2	92
MOVE LONG MOVE LONG EXTENDED MOVE LONG UNICODE MOVE NUMERICS MOVE STRING	MVCL MVCLE MVCLU MVN MVST		C	E2	A A A A	SP SP SP	II G0	ST ST ST	R ₁ R ₁ B ₁	B2	A8 EB8E

Figure 7-1 (Part 4 of 8). Summary of General Instructions

Name	Mne- monic					Cł	naracte	ri	stics				Op Code
MOVE WITH OFFSET MOVE ZONES MULTIPLY (64<32) MULTIPLY (64<32) MULTIPLY HALFWORD (32)	MVO MVZ MR M	SS SS RR RX RX			A A A	SP SP				ST ST		B2 B2 B2 B2	F1 D3 1C 5C 4C
MULTIPLY HALFWORD IMMEDIATE (32) MULTIPLY HALFWORD IMMEDIATE (64) MULTIPLY LOGICAL (64<32) MULTIPLY LOGICAL (128<64) MULTIPLY LOGICAL (64<32)	MHI MGHI MLR MLGR MLGR	RI RI RRE RRE RXE		N N3 N N3	A	SP SP SP						B2	A7C A7D B996 B986 E396
MULTIPLY LOGICAL (128<64) MULTIPLY SINGLE (32) MULTIPLY SINGLE (64) MULTIPLY SINGLE (64<32) MULTIPLY SINGLE (32)	MLG MSR MSGR MSGFR MS	RXE RRE RRE RRE RX		N N N	A A	SP							E386 B252 B90C B91C 71
MULTIPLY SINGLE (64) MULTIPLY SINGLE (64<32) OR (32) OR (64) OR (32)	MSG MSGF OR OGR	RXE RXE RR RRE RX		N N N	A A								E30C E31C 16 B981 56
OR (64) OR (character) OR (immediate) OR IMMEDIATE (high high) OR IMMEDIATE (high low)	OG OC OI OIHH OIHL	RXE SS SI RI RI	C C C C	N N N	A A A						B1 B1		E381 D6 96 A58 A59
OR IMMEDIATE (low high) OR IMMEDIATE (low low) PACK PACK ASCII PACK UNICODE	OILH OILL PACK PKA PKU	RI RI SS SS SS	C C	N N E2 E2	A A A	SP SP				ST ST ST	В1	B2 B2 B2	E9
PERFORM LOCKED OPERATION ROTATE LEFT SINGLE LOGICAL (32) ROTATE LEFT SINGLE LOGICAL (64) SEARCH STRING SET ACCESS	PLO RLL RLLG SRST SAR	SS RSE RSE RRE RRE	C C	N3 N	A	SP SP		\$	GM G0	ST	U1		EE EB1D EB1C B25E B24E
SET ADDRESSING MODE (24) SET ADDRESSING MODE (31) SET ADDRESSING MODE (64) SET PROGRAM MASK SHIFT LEFT DOUBLE	SAM24 SAM31 SAM64 SPM SLDA	E E RR	L C	N3 N3 N		SP SP	T T T						010C 010D 010E 04 8F
SHIFT LEFT DOUBLE LOGICAL SHIFT LEFT SINGLE (32) SHIFT LEFT SINGLE (64) SHIFT LEFT SINGLE LOGICAL (32) SHIFT LEFT SINGLE LOGICAL (64)	SLDL SLA SLAG SLL SLLG	RS RS RSE RS RSE		N N		SP	IF IF						8D 8B EB0B 89 EB0D

Figure 7-1 (Part 5 of 8). Summary of General Instructions

Name	Mne- monic									Op Code
SHIFT RIGHT DOUBLE SHIFT RIGHT DOUBLE LOGICAL SHIFT RIGHT SINGLE (32) SHIFT RIGHT SINGLE (64) SHIFT RIGHT SINGLE LOGICAL (32)	SRDA SRDL SRA SRAG SRL	RS RS RS RSE RS	C C C	N		SP SP				8E 8C 8A EB0A 88
SHIFT RIGHT SINGLE LOGICAL (64) STORE (32) STORE (64) STORE ACCESS MULTIPLE STORE CHARACTER	SRLG ST STG STAM STC	RSE RX RXE RS RX		N N	A A A	SP		ST ST ST ST	B ₂ UB	
STORE CHARACTERS UNDER MASK (high) STORE CHARACTERS UNDER MASK (low) STORE CLOCK STORE CLOCK EXTENDED STORE HALFWORD	STCMH STCM STCK STCKE STCKE	RS S	C C	N	A A A A		\$ \$	ST ST ST ST ST	B2 B2 B2	EB2C BE B205 B278 40
STORE MULTIPLE (32) STORE MULTIPLE (64) STORE MULTIPLE HIGH STORE PAIR TO QUADWORD STORE REVERSED (16)	STM STMG STMH STPQ STRVH	RS RSE RSE RXE RXE		N N N N3	A A A A	SP		ST ST ST ST ST	B2 B2 B2	90 EB24 EB26 E38E E33F
STORE REVERSED (32) STORE REVERSED (64) SUBTRACT (32) SUBTRACT (64) SUBTRACT (64<32)	STRV STRVG SR SGR SGFR	RXE RXE RR RRE RRE	С	N3 N N	A A		IF IF IF	ST ST		E33E E32F 1B B909 B919
SUBTRACT (32) SUBTRACT (64) SUBTRACT (64<32) SUBTRACT HALFWORD SUBTRACT LOGICAL (32)	S SG SGF SH SLR	RX RXE RXE RX RR	C C C	N N	A A A		IF IF IF IF			E309 E319
SUBTRACT LOGICAL (64) SUBTRACT LOGICAL (64<32) SUBTRACT LOGICAL (32) SUBTRACT LOGICAL (64) SUBTRACT LOGICAL (64<32)	SLGR SLGFR SL SLG SLGF	RRE RRE RX RXE RXE	C C C	N N N	A A A				B ₂	B90B B91B 5F E30B E31B
SUBTRACT LOGICAL WITH BORROW (32) SUBTRACT LOGICAL WITH BORROW (64) SUBTRACT LOGICAL WITH BORROW (32) SUBTRACT LOGICAL WITH BORROW (64) SUPERVISOR CALL	SLBR SLBGR SLB SLBG SVC	RRE RRE RXE RXE RR	C C	N3 N N3 N	A A		¢			B999 B989 E399 E389 OA
TEST ADDRESSING MODE TEST AND SET TEST UNDER MASK TEST UNDER MASK (high high) TEST UNDER MASK (high low)	TAM TS TM TMHH TMHL	E S SI RI RI	C C C C	N3 N N	A A		\$	ST	B2 B1	010B 93 91 A72 A73

Figure 7-1 (Part 6 of 8). Summary of General Instructions

Name	Mne- monic	Characteristics								Op Code	
TEST UNDER MASK (low high) TEST UNDER MASK (low low) TEST UNDER MASK HIGH TEST UNDER MASK LOW TRANSLATE	TMLH TMLL TMH TML TR	RI RI RI RI SS	C C C	N N	A			ST	В1	B2	A70 A71 A70 A71 DC
TRANSLATE AND TEST TRANSLATE EXTENDED TRANSLATE ONE TO ONE TRANSLATE ONE TO TWO TRANSLATE TWO TO ONE	TRT TRE TROO TROT TRTO	SS RRE RRE RRE RRE	C	E2 E2 E2	A A A A	SP SP SP	GM GM GM GM	ST ST	R1 RM RM	R2 R2	DD B2A5 B993 B992 B991
TRANSLATE TWO TO TWO UNPACK UNPACK ASCII UNPACK UNICODE UPDATE TREE	TRTT UNPK UNPKA UNPKU UPT	SS SS	C C C	E2 E2 E2	A A A A	SP SP SP SP	GM II GM	ST	B1 B1 B1	R2 B2 B2 B2	EA

Explanation:

- Causes serialization and checkpoint synchronization.
- ¢1 Causes serialization and checkpoint synchronization when the M1 and R2 fields contain all ones and all zeros, respectively.
- Causes serialization.
- Access exceptions for logical addresses. Α
- Α1 Access exceptions; not all access exceptions may occur; see instruction description for details.
- ΑI Access exceptions for instruction address.
- PER branch event.
- Вı B1 field designates an access register in the access-register mode.
- B₂ field designates an access register in the access-register mode.
- BP B₂ field designates an access register when PSW bits 16 and 17 have the value 01 binary.
- Condition code is set.
- Dd Decimal-operand data exception.
- F E instruction format.
- E2 Extended-translation facility 2.
- ΕX Execute exception.
- FC Designation of access registers depends on the function code of the instruction.
- G0 Instruction execution includes the implied use of general register 0.
- GM Instruction execution includes the implied use of multiple general registers:

General registers 1, 2, and 3 for COMPARE AND FORM CODEWORD.

General registers 0 and 1 for COMPARE UNTIL SUBSTRING EQUAL and PERFORM LOCKED OPERATION.

General registers 0 and 1 for COMPRESSION CALL, TRANSLATE ONE TO ONE, TRANSLATE ONE TO TWO, TRANSLATE TWO TO ONE, and TRANSLATE TWO TO TWO

General registers 1 and 2 for TRANSLATE AND TEST.

General registers 0-5 for UPDATE TREE.


- Ι1 Access register 1 is implicitly designated in the access-register mode.
- 12 Access register 2 is implicitly designated in the access-register mode.
- Ι4 Access register 4 is implicitly designated in the access-register mode.
- ΙF Fixed-point-overflow exception.
- ΙI Interruptible instruction.
- ΙK Fixed-point-divide exception.
- New condition code is loaded.

Figure 7-1 (Part 7 of 8). Summary of General Instructions

```
Explanation (Continued):
     Monitor event.
     Instruction is new in z/Architecture as compared to ESA/390.
N3
     Instruction is new in z/Architecture and has been added to ESA/390.
Rı
     R1 field designates an access register in the access-register mode.
R2
     R2 field designates an access register in the access-register mode.
     R<sub>3</sub> field designates an access register in the access-register mode.
Rз
     RI instruction format.
RIE RIE instruction format.
RIL RIL instruction format.
     RR instruction format.
RRE RRE instruction format.
     RS instruction format.
RSE RSE instruction format.
RSI RSI instruction format.
     RX instruction format.
RXE RXE instruction format.
     S instruction format.
SI
     SI instruction format.
SP
     Specification exception.
SS
     SS instruction format.
ST
     PER storage-alteration event.
Τ
     Trace exceptions (includes trace table, addressing, and low-address protection).
Uı
     R<sub>1</sub> field designates an access register unconditionally.
U2
     R<sub>2</sub> field designates an access register unconditionally.
UB
     R1 and R3 fields designate access registers unconditionally, and B2 field
     designates an access register in the access-register mode.
```

Figure 7-1 (Part 8 of 8). Summary of General Instructions

ADD



The second operand is added to the first operand, and the sum is placed at the first-operand location. For ADD (AR, A), the operands and the sum are treated as 32-bit signed binary integers. For ADD (AGR, AG), they are treated as 64-bit signed binary integers. For ADD (AGFR, AGF), the second operand is treated as a 32-bit signed binary integer, and the first operand and the sum are treated as 64-bit signed binary integers.

When there is an overflow, the result is obtained by allowing any carry into the sign-bit position and ignoring any carry out of the sign-bit position, and condition code 3 is set. If the fixed-point-overflow mask is one, a program interruption for fixed-point overflow occurs.


Resulting Condition Code:

- 0 Result zero; no overflow
- 1 Result less than zero; no overflow
- 2 Result greater than zero; no overflow
- Overflow


Program Exceptions:

- · Access (fetch, operand 2 of A, AG, and AGF
- · Fixed-point overflow

ADD HALFWORD



ADD HALFWORD IMMEDIATE



The second operand is added to the first operand, and the sum is placed at the first-operand The second operand is two bytes in location. length and is treated as a 16-bit signed binary For ADD HALFWORD and ADD integer. HALFWORD IMMEDIATE (AHI), the first operand and the sum are treated as 32-bit signed binary For ADD HALFWORD IMMEDIATE (AGHI), they are treated as 64-bit signed binary integers.

When there is an overflow, the result is obtained by allowing any carry into the sign-bit position and ignoring any carry out of the sign-bit position, and

condition code 3 is set. If the fixed-point-overflow mask is one, a program interruption for fixed-point overflow occurs.

Resulting Condition Code:


- 0 Result zero; no overflow
- 1 Result less than zero; no overflow
- 2 Result greater than zero; no overflow
- 3 Overflow


Program Exceptions:

- Access (fetch, operand 2 of AH only)
- · Fixed-point overflow


Programming Note: An example of the use of the ADD HALFWORD instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."

ADD LOGICAL







ALGR R1, R2 [RRE]




ALGFR R₁,R₂ [RRE]



AL $R_1,D_2(X_2,B_2)$ [RX]



ALG $R_1, D_2(X_2, B_2)$ [RXE]



ALGF R₁,D₂(X₂,B₂) [RXE]

'E3' R₁ X₂ B₂ D₂ ////// '1A'

20

32

40

47

16

The second operand is added to the first operand, and the sum is placed at the first-operand location. For ADD LOGICAL (ALR, AL), the operands and the sum are treated as 32-bit unsigned binary integers. For ADD LOGICAL (ALGR, ALG), they are treated as 64-bit unsigned binary integers. For ADD LOGICAL (ALGFR, ALGF) the second operand is treated as a 32-bit unsigned binary integer, and the first operand and the sum are treated as 64-bit unsigned binary integers.

Resulting Condition Code:

0 Result zero; no carry

8

12

- 1 Result not zero; no carry
- 2 Result zero; carry
- 3 Result not zero; carry

Program Exceptions:


 Access (fetch, operand 2 of AL, ALG, and ALGF only)

ADD LOGICAL WITH CARRY


ALCR R₁,R₂ [RRE]




ALCGR R1,R2 [RRE]



ALC $R_1, D_2(X_2, B_2)$ [RXE]





The second operand and the carry are added to the first operand, and the sum is placed at the first-operand location. For ADD LOGICAL WITH CARRY (ALCR, ALC), the operands, the carry, and the sum are treated as 32-bit unsigned binary integers. For ADD LOGICAL WITH CARRY (ALCGR, ALCG), they are treated as 64-bit unsigned binary integers.

Resulting Condition Code:

- 0 Result zero; no carry
- 1 Result not zero; no carry
- Result zero; carry
- Result not zero; carry


Program Exceptions:


· Access (fetch, operand 2 of ALC and ALCG only)

Programming Notes:

- 1. A carry is represented by a one value of bit 18 of the current PSW. Bit 18 is the leftmost bit of the two-bit condition code in the PSW. Bit 18 is set to one by an execution of an ADD LOGICAL or ADD LOGICAL WITH CARRY instruction that produces a carry out of bit position 0 of the result.
- 2. ADD and ADD LOGICAL may provide better performance than ADD LOGICAL WITH CARRY, depending on the model.

AND





The AND of the first and second operands is placed at the first-operand location.

The connective AND is applied to the operands bit by bit. The contents of a bit position in the result are set to one if the corresponding bit positions in both operands contain ones; otherwise, the result bit is set to zero.

For AND (NC), each operand is processed left to right. When the operands overlap, the result is obtained as if the operands were processed one byte at a time and each result byte were stored immediately after fetching the necessary operand bytes.

For AND (NI), the first operand is one byte in length, and only one byte is stored.

For AND (NR, N), the operands are 32 bits, and for AND (NGR, NG), they are 64 bits.

Resulting Condition Code:

- 0 Result zero
- 1 Result not zero
- 2
- 3

Program Exceptions:

 Access (fetch, operand 2, N, NG, and NC; fetch and store, operand 1, NI and NC)

Programming Notes:

- 1. An example of the use of the AND instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. The AND instruction may be used to set a bit to zero.
- 3. Accesses to the first operand of AND (NI) and AND (NC) consist in fetching a first-operand byte from storage and subsequently storing the updated value. These fetch and store accesses to a particular byte do not necessarily occur one immediately after the other. Thus, the instruction AND cannot be safely used to update a location in storage if the possibility exists that another CPU or a channel program may also be updating the location. An example of this effect is shown for OR (OI) in "Multiprogramming and Multiprocessing Examples" on page A-43.

AND IMMEDIATE

NIHH R1, I2 [RI]

	'A5'	R1	'4'		I 2	
0		8	12	16		31

NIHL R1, I2 [RI]

	'A5'	R1	'5'		I 2	
0		8	12	16		_ 31

NILH R1, I2 [RI]

	'A5'	R1	'6'		I 2	
0		8	12	16		31

NILL R1, I2 [RI]

	'A5'	R1	'7'		I 2
0		8	12 :	16	31

The second operand is ANDed with bits of the first operand, and the result replaces those bits of the first operand. The remainder of the first operand remains unchanged.

For each instruction, the bits of the first operand that are ANDed with the second operand and then replaced are as follows:

	Bits ANDed and
Instruction	Replaced
NIHH	0-15
NIHL	16-31
NILH	32-47
NILL	48-63

The connective AND is applied to the operands bit by bit. The contents of a bit position in the result are set to one if the corresponding bit positions in both operands contain ones; otherwise, the result bit is set to zero.

Resulting Condition Code:


- 0 Sixteen-bit result zero
- 1 Sixteen-bit result not zero
- 2 -
- 3 --

Program Exceptions: None.

BRANCH AND LINK

BALR R1, R2 [RR]

BAL $R_1,D_2(X_2,B_2)$ [RX]



Information from the current PSW, including the updated instruction address, is saved as link information at the first-operand location. Subse-

quently, the instruction address in the PSW is replaced by the branch address.

The link information in the 24-bit addressing mode consists of the instruction-length code (ILC), the condition code (CC), the program-mask bits, and the rightmost 24 bits of the updated instruction address, arranged in bit positions 32-63 of the first-operand location in the following format:

	I L C	СС	Prog Mask	Instruction Address	
:	32 34 36			40	63

The instruction-length code is 1 or 2.

The link information in the 31-bit addressing mode consists of bit 32 of the PSW, the basic-addressing-mode bit (always a one) and the right-most 31 bits of the updated instruction address, arranged in bit positions 32-63 of the first-operand location in the following format:

In the 24-bit or 31-bit addressing mode, bits 0-31 of the first-operand location remain unchanged.

The link information in the 64-bit addressing mode consists of the updated instruction address, placed in bit positions 0-63 of the first-operand location.

In the RX format, the second-operand address is used as the branch address. In the RR format, the contents of general register R_2 are used to generate the branch address; however, when the R_2 field is zero, the operation is performed without branching. The branch address is computed before general register R_1 is changed.

Condition Code: The code remains unchanged.

Program Exceptions:


• Trace (R2 field nonzero, BALR only)

Programming Notes:

- An example of the use of the BRANCH AND LINK instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. When the R2 field in the RR format is zero,

- the link information is loaded without branching.
- 3. The BRANCH AND LINK instruction (BAL and BALR) is provided for compatibility purposes. It is recommended that, where possible, the BRANCH AND SAVE instruction (BAS and BASR), BRANCH RELATIVE AND SAVE, or BRANCH RELATIVE AND SAVE LONG be used and BRANCH AND LINK avoided, since the latter places nonzero information in bit positions 32-39 of the link register in the 24-bit addressing mode, which may lead to prob-Additionally, in the 24-bit addressing mode, BRANCH AND LINK may be slower than the other instructions because BRANCH AND LINK must construct the ILC, condition code, and program mask to be placed in bit positions 32-39 of the link register.
- 4. The condition-code and program-mask information, which is provided in the leftmost byte of the link information only in the 24-bit addressing mode, can be obtained in any addressing mode by means of the INSERT PROGRAM MASK instruction.

BRANCH AND SAVE



Information from the current PSW, including the updated instruction address, is saved as link information at the first-operand location. Subsequently, the instruction address in the PSW is replaced by the branch address.

In the 24-bit or 31-bit addressing mode, the link information is bits 32 and 97-127 of the PSW, consisting of the basic-addressing-mode bit and the rightmost 31 bits of the updated instruction address. The link information is placed in bit positions 32 and 33-63, respectively, of the first-

operand location, and bits 0-31 of the location remain unchanged.

In the 64-bit addressing mode, the link information consists of the updated instruction address, placed in bit positions 0-63 of the first-operand location.

In the RX format, the second-operand address is used as the branch address. In the RR format, the contents of general register R2 are used to generate the branch address; however, when the R₂ field is zero, the operation is performed without The branch address is computed branching. before general register R₁ is changed.

Condition Code: The code remains unchanged.

Program Exceptions:


• Trace (R2 field nonzero, BASR only)

Programming Notes:

- 1. An example of the use of the BRANCH AND SAVE instruction is given in Appendix A. "Number Representation and Instruction-Use Examples."
- 2. The BRANCH AND SAVE instruction (BAS and BASR) is intended to be used for linkage to programs known to be in the same addressing mode as the caller. This instruction should be used in place of the BRANCH AND LINK instruction (BAL and BALR). See the programming notes on pages 5-11 and 5-17 in the section "Subroutine Linkage without the Linkage Stack" for a detailed discussion of this and other linkage instructions. See also the programming note under BRANCH AND LINK for a discussion of the advantages of the BRANCH AND SAVE instruction.

BRANCH AND SAVE AND SET MODE

BASSM R1, R2 [RR]



Information from the current PSW, including the updated instruction address, is saved as link information at the first-operand location. Subsequently, if the R₂ field is nonzero, the addressing-mode bits and instruction address in the PSW are replaced as specified by the second operand.

In the 24-bit or 31-bit addressing mode, the link information is bits 32 and 97-127 of the PSW, consisting of the basic-addressing-mode bit and the rightmost 31 bits of the updated instruction address. The link information is placed in bit positions 32 and 33-63, respectively, of the firstoperand location, and bits 0-31 of the location In the 64-bit addressing remain unchanged. mode, the link information is bits 64-126 of the PSW with a one appended on the right, placed in bit positions 0-63 of the first-operand location.

The contents of general register R2 specify the new addressing mode and designate the branch address; however, when the R2 field is zero, the operation is performed without branching and without setting either addressing-mode bit.

When the contents of general register R2 are used and bit 63 of the register is zero, bit 31 of the current PSW, the extended-addressing-mode bit, is set to zero, bit 32 of the register specifies the new basic addressing mode and replaces bit 32 of the PSW, and the branch address is generated from the contents of the register under the control of the new addressing mode. The branch address replaces the instruction address in the PSW.

When the contents of general register R2 are used and bit 63 of the register is one, the following occurs. Bits 31 and 32 of the current PSW are set to one, the branch address is generated from the contents of the register, except with bit 63 of the register treated as a zero, under the control of the new extended addressing mode, and the branch address replaces the instruction address in the PSW. Bit 63 of the register remains one. However, if R2 is the same as R1, the results in the designated general register are as specified for the R₁ register.

The new value for the PSW is computed before general register R₁ is changed.

Condition Code: The code remains unchanged.

Program Exceptions:


Trace (R₂ field nonzero)

Programming Notes:

- 1. An example of the use of the BRANCH AND SAVE AND SET MODE instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. BRANCH AND SAVE AND SET MODE is intended to be the principal calling instruction to subroutines which may operate in a different addressing mode from that of the caller. See the programming notes on pages 5-11 and 5-17 in the section "Subroutine Linkage without the Linkage Stack" for a detailed discussion of this and other linkage instructions.
- 3. An old 24-bit or 31-bit program can use BRANCH AND SAVE AND SET MODE to call a new 64-bit program without any change, provided that bits 0-31 of general register R2 are all zeros. The old program can load into bit positions 32-63 of general register R2 a four-byte address constant, which is provided from outside the program, in which bit 63 in the register (bit 31 of the constant in storage) either is or is not one. If the addressing mode is not changed to the 64-bit mode by the execution of the BRANCH AND SAVE AND SET MODE instruction, or even if it is, the called program can set the 64-bit mode by issuing a SET ADDRESSING MODE (SAM64) instruction.
- 4. See the programming notes on page 5-11 (under "Simple Branch Instructions").

BRANCH AND SET MODE

BSM [RR] R1,R2



In the 24-bit or 31-bit addressing mode, bit 32 of the current PSW, the basic-addressing-mode bit, is inserted into bit position 32 of the first operand, and bits 0-31 and 33-63 of the operand remain unchanged. In the 64-bit addressing mode, a one is inserted into bit position 63 of the first operand, and bits 0-62 of the operand remain unchanged. Subsequently, the addressing-mode bits and instruction address in the PSW are replaced as specified by the second operand. The action associated with an operand is not performed if the associated R field is zero.

The contents of general register R2 specify the new addressing mode and designate the branch address; however, when the R2 field is zero, the operation is performed without branching and without setting either addressing-mode bit.

When the contents of general register R2 are used and bit 63 of the register is zero, bit 31 of the current PSW, the extended-addressing-mode bit, is set to zero, bit 32 of the register specifies the new basic addressing mode and replaces bit 32 of the PSW, and the branch address is generated from the contents of the register under the control of the new addressing mode. The branch address replaces the instruction address in the PSW.

When the contents of general register R2 are used and bit 63 of the register is one, the following occurs. Bits 31 and 32 of the current PSW are set to one, the branch address is generated from the contents of the register, except with bit 63 of the register treated as a zero, under the control of the new extended addressing mode, and the branch address replaces the instruction address in the PSW. Bit 63 of the register remains one. However, if R2 is the same as R1, the results in the designated general register are as specified for the R₁ register.

The new value for the PSW is computed before general register R1 is changed.

Condition Code: The code remains unchanged.

Program Exceptions:

Trace

- 1. An example of the use of the BRANCH AND MODE instruction is given Appendix A, "Number Representation and Instruction-Use Examples."
- 2. BRANCH AND SET MODE with an R1 field of zero is intended to be the standard return instruction in a program entered by means of BRANCH AND SAVE AND SET MODE. It can also be the return instruction in a program entered in the 24-bit or 31-bit addressing mode by means of BRANCH AND SAVE, BRANCH RELATIVE AND SAVE, or BRANCH

RELATIVE AND SAVE LONG. BRANCH AND SET MODE with a nonzero R1 field is intended to be used in a "glue module" to connect either old 24-bit programs and newer programs that are executed in the 31-bit addressing mode or old 24-bit or 31-bit programs and new programs that are executed in the 64-bit addressing mode. See the programming notes on pages 5-11 and 5-17 in the section "Subroutine Linkage without the Linkage Stack" for a detailed discussion of this and other linkage instructions.

BRANCH ON CONDITION

BCR M_1, R_2 [RR]

BC
$$M_1, D_2(X_2, B_2)$$
 $[RX]$



The instruction address in the current PSW is replaced by the branch address if the condition code has one of the values specified by M1; otherwise, normal instruction sequencing proceeds with the updated instruction address.

In the RX format, the second-operand address is used as the branch address. In the RR format, the contents of general register R2 are used to generate the branch address; however, when the R₂ field is zero, the operation is performed without branching.

The M₁ field is used as a four-bit mask. The four condition codes (0, 1, 2, and 3) correspond, left to right, with the four bits of the mask, as follows:

Condition Code	Instruction Bit No. of Mask	Mask Position Value
0	8	8
1	9	4
2	10	2
3	11	1

The current condition code is used to select the corresponding mask bit. If the mask bit selected by the condition code is one, the branch is successful. If the mask bit selected is zero, normal instruction sequencing proceeds with the next sequential instruction.

When the M₁ and R₂ fields of BRANCH ON CON-DITION (BCR) are all ones and all zeros, respecserialization checkpoint-synchronization function is performed.

Condition Code: The code remains unchanged.


Program Exceptions: None.

- 1. An example of the use of the BRANCH ON CONDITION instruction is given Appendix A, "Number Representation and Instruction-Use Examples."
- 2. When a branch is to depend on more than one condition, the pertinent condition codes are specified in the mask as the sum of their mask position values. A mask of 12, for example, specifies that a branch is to be made when the condition code is 0 or 1.
- 3. When all four mask bits are zeros or when the R2 field in the RR format contains zero, the branch instruction is equivalent to a nooperation. When all four mask bits are ones, that is, the mask value is 15, the branch is unconditional unless the R2 field in the RR format is zero.
- 4. Execution of BCR 15,0 (that is, an instruction with a value of 07F0 hex) may result in significant performance degradation. To ensure optimum performance, the program should avoid use of BCR 15,0 except in cases when the serialization or checkpoint-synchronization function is actually required.
- 5. Note that the relation between the RR and RX formats in branch-address specification is not the same as in operand-address specification. For branch instructions in the RX format, the branch address is the address specified by X₂, B₂, and D₂; in the RR format, the branch address is contained in the register designated by R₂. For operands, the address specified by X2, B2, and D2 is the operand address, but the register designated by R2


contains the operand, not the operand address.

BRANCH ON COUNT

R1,R2 [RR] BCTR




BCTGR [RRE] R1,R2



BCT $R_1, D_2(X_2, B_2)$ [RX]



BCTG R1, D2 (X2, B2) [RXE]



A one is subtracted from the first operand, and the result is placed at the first-operand location. For BRANCH AND COUNT (BCT, BCTR), the first operand and result are treated as 32-bit binary integers, with overflow ignored. For BRANCH AND COUNT (BCTG, BCTGR), the first operand and result are treated as 64-bit binary integers, with overflow ignored. When the result is zero, normal instruction sequencing proceeds with the updated instruction address. When the result is not zero, the instruction address in the current PSW is replaced by the branch address.

In the RX or RXE format, the second-operand address is used as the branch address. In the RR or RRE format, the contents of general register R2 are used to generate the branch address; however, when the R2 field is zero, the operation is performed without branching. The branch address is generated before general register R1 is changed.

Condition Code: The code remains unchanged.


Program Exceptions: None.

Programming Notes:


- 1. An example of the use of the BRANCH ON COUNT instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. The first operand and result can be considered as either signed or unsigned binary integers since the result of a binary subtraction is the same in both cases.
- 3. An initial count of one results in zero, and no branching takes place; an initial count of zero results in -1 and causes branching to be performed; an initial count of -1 results in -2 and causes branching to be performed; and so on. In a loop, branching takes place each time the instruction is executed until the result is again zero. Note that for BCT or BCTR, because of the number range, an initial count of -231 results in a positive value of 231 - 1, or, for BCTG or BCTGR, an initial count of -263 results in a positive value of 263 - 1.
- 4. Counting is performed without branching when the R2 field in the RR or RRE format contains zero.

BRANCH ON INDEX HIGH


BXHR1, R3, D2 (B2) [RS]



BXHG R1, R3, D2 (B2) [RSE]



BRANCH ON INDEX LOW OR EQUAL



An increment is added to the first operand, and the sum is compared with a compare value. The result of the comparison determines whether branching occurs. Subsequently, the sum is placed at the first-operand location. The secondoperand address is used as a branch address. The R₃ field designates registers containing the increment and the compare value.

For BRANCH ON INDEX HIGH, when the sum is high, the instruction address in the current PSW is replaced by the branch address. When the sum is low or equal, normal instruction sequencing proceeds with the updated instruction address.

For BRANCH ON INDEX LOW OR EQUAL, when the sum is low or equal, the instruction address in the current PSW is replaced by the branch address. When the sum is high, normal instruction sequencing proceeds with the updated instruction address.

When the R₃ field is even, it designates a pair of registers; the contents of the even and odd registers of the pair are used as the increment and the compare value, respectively. When the R₃ field is odd, it designates a single register, the contents of which are used as both the increment and the compare value.

For purposes of the addition and comparison, all operands and results are treated as 32-bit signed binary integers for BXH and BXLE or as 64-bit signed binary integers for BXHG and BXLEG. Overflow caused by the addition is ignored.

The original contents of the compare-value register are used as the compare value even when that register is also specified to be the firstoperand location. The branch address is generated before general register R1 is changed.

The sum is placed at the first-operand location, regardless of whether the branch is taken.


Condition Code: The code remains unchanged.

Program Exceptions: None.

- 1. Several examples of the use of the BRANCH ON INDEX HIGH and BRANCH ON INDEX LOW OR EQUAL instructions are given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. The word "index" in the names of these instructions indicates that one of the major purposes is the incrementing and testing of an index value. The increment, being a signed binary integer, may be used to increase or decrease the value in general register R₁ by an arbitrary amount, subject to the limit of the integer size.
- 3. Care must be taken in the 31-bit addressing mode when a data area in storage is at the rightmost end of a 31-bit address space and a BRANCH ON INDEX HIGH (BXH) or BRANCH ON INDEX LOW OR EQUAL (BXLE) instruction is used to step upward through the data. Since the addition and comparison operations performed during the execution of these instructions treat the operands as 32-bit signed binary integers, the value following 231 - 1 is not 231, which cannot be represented in that format, but -231. The instruction does not provide an indication of such overflow. Consequently, some common looping techniques based on the use of these instructions do not work when a data area ends at address 231 - 1. This problem is illustrated in a BRANCH ON INDEX LOW OR EQUAL example in Appendix A, "Number Representation and Instruction-Use Examples." A similar caution applies in the 64-bit addressing mode when data is at the end of a 64-bit address space and BRANCH ON INDEX HIGH (BXHG) or BRANCH ON INDEX LOW OR EQUAL (BXLEG) is used.


BRANCH RELATIVE AND SAVE

BRAS R1, I2 [RI]



BRANCH RELATIVE AND SAVE LONG

BRASL R1, I2 [RIL]



Information from the current PSW, including the updated instruction address, is saved as link information at the first-operand location. quently, the instruction address in the PSW is replaced by the branch address.

In the 24-bit or 31-bit addressing mode, the link information is bits 32 and 97-127 of the PSW, consisting of the basic-addressing-mode bit and the rightmost 31 bits of the updated instruction address. The link information is placed in bit positions 32 and 33-63, respectively, of the firstoperand location, and bits 0-31 of the location remain unchanged.

In the 64-bit addressing mode, the link information consists of the updated instruction address, placed in bit positions 0-63 of the first-operand location.

The contents of the I2 field are a signed binary integer specifying the number of halfwords that is added to the address of the instruction to generate the branch address.

Condition Code: The code remains unchanged.

Program Exceptions: None.


Programming Notes:

1. The operation is the same as that of the BRANCH AND SAVE (BAS) instruction except for the means of specifying the branch address. An example of the use of BRANCH AND SAVE is given in Appendix A.

- 2. The BRANCH RELATIVE AND SAVE and BRANCH RELATIVE AND SAVE LONG instructions, like the BRANCH AND SAVE instruction, are intended to be used for linkage to programs known to be in the same addressing mode as the caller. instructions should be used in place of the BRANCH AND LINK instruction (BAL and BALR). See the programming notes on pages 5-11 and 5-17 in the section "Subroutine Linkage without the Linkage Stack" for a detailed discussion of these and other linkage instructions. See also the programming note under BRANCH AND LINK for a discussion of the advantages of the BRANCH RELATIVE AND SAVE, BRANCH RELATIVE AND SAVE LONG, and BRANCH AND SAVE instructions.
- 3. When the instruction is the target of EXECUTE, the branch is relative to the target address; see "Branch-Address Generation" on page 5-9.


BRANCH RELATIVE ON CONDITION

BRC [RI] M1, I2



BRANCH RELATIVE ON CONDITION LONG

BRCL M1, I2 [RIL]



The instruction address in the current PSW is replaced by the branch address if the condition code has one of the values specified by M1; otherwise, normal instruction sequencing proceeds with the updated instruction address.

The contents of the I2 field are a signed binary integer specifying the number of halfwords that is added to the address of the instruction to generate the branch address.

The M₁ field is used as a four-bit mask. The four condition codes (0, 1, 2, and 3) correspond, left to right, with the four bits of the mask, as follows:

Condition Code	Instruction Bit No. of Mask	Mask Position Value
0	8	8
1	9	4
2	10	2
3	11	1

The current condition code is used to select the corresponding mask bit. If the mask bit selected by the condition code is one, the branch is successful. If the mask bit selected is zero, normal instruction sequencing proceeds with the next sequential instruction.

Condition Code: The code remains unchanged.

Program Exceptions: None.

Programming Notes:

- 1. The operation is the same as that of the BRANCH ON CONDITION instruction except for the means of specifying the branch address. An example of the use of BRANCH ON CONDITION is given in Appendix A.
- 2. When a branch is to depend on more than one condition, the pertinent condition codes are specified in the mask as the sum of their mask position values. A mask of 12, for example, specifies that a branch is to be made when the condition code is 0 or 1.
- 3. When all four mask bits are zeros, the branch instruction is equivalent to a no-operation. When all four mask bits are ones, that is, the mask value is 15, the branch is unconditional.
- 4. When the instruction is the target of EXECUTE, the branch is relative to the target address; see "Branch-Address Generation" on page 5-9.

BRANCH RELATIVE ON COUNT

BRCT R1, I2 [RI] 'A7' R1 161 Ι2 0 8 12 16 31 BRCTG R1, I2 [RI] 'A7' 171 R₁ Īρ 8 12 16 31

A one is subtracted from the first operand, and the result is placed at the first-operand location. For BRANCH RELATIVE ON COUNT (BRCT), the first operand and result are treated as 32-bit binary integers, with overflow ignored. For BRANCH RELATIVE ON COUNT (BRCTG), the first operand and result are treated as 64-bit binary integers, with overflow ignored. When the result is zero, normal instruction sequencing proceeds with the updated instruction address. When the result is not zero, the instruction address in the current PSW is replaced by the branch address.

The contents of the I2 field are a signed binary integer specifying the number of halfwords that is added to the address of the instruction to generate the branch address.

Condition Code: The code remains unchanged.

Program Exceptions: None.


- 1. The operation is the same as that of the BRANCH ON COUNT instruction except for the means of specifying the branch address. An example of the use of BRANCH ON COUNT is given in Appendix A.
- 2. The first operand and result can be considered as either signed or unsigned binary integers since the result of a binary subtraction is the same in both cases.
- 3. An initial count of one results in zero, and no branching takes place; an initial count of zero results in -1 and causes branching to be executed; an initial count of -1 results in -2 and causes branching to be executed; and so on. In a loop, branching takes place each time the

instruction is executed until the result is again zero. Note that for BRCT, because of the number range, an initial count of -2³¹ results in a positive value of 2³¹ - 1, or, for BRCTG, an initial count of -2⁶³ results in a positive value of 2⁶³ - 1.


4. When the instruction is the target of EXECUTE, the branch is relative to the target address; see "Branch-Address Generation" on page 5-9.

BRANCH RELATIVE ON INDEX HIGH

BRXH R1,R3,I2 [RSI]




BRXHG R1,R3,I2 [RIE]




BRANCH RELATIVE ON INDEX LOW OR EQUAL

BRXLE R1, R3, I2 [RSI]



BRXLG R1, R3, I2 [RIE]



An increment is added to the first operand, and the sum is compared with a compare value. The result of the comparison determines whether branching occurs. Subsequently, the sum is placed at the first-operand location. The R_3 field designates registers containing the increment and the compare value.

The contents of the I₂ field are a signed binary integer specifying the number of halfwords that is added to the address of the instruction to generate the branch address.

For BRANCH RELATIVE ON INDEX HIGH, when the sum is high, the instruction address in the current PSW is replaced by the branch address. When the sum is low or equal, normal instruction sequencing proceeds with the updated instruction address.

For BRANCH RELATIVE ON INDEX LOW OR EQUAL, when the sum is low or equal, the instruction address in the current PSW is replaced by the branch address. When the sum is high, normal instruction sequencing proceeds with the updated instruction address.

When the R₃ field is even, it designates a pair of registers; the contents of the even and odd registers of the pair are used as the increment and the compare value, respectively. When the R₃ field is odd, it designates a single register, the contents of which are used as both the increment and the compare value.

For purposes of the addition and comparison, all operands and results are treated as 32-bit signed binary integers for BRXH and BRXLE or as 64-bit signed binary integers for BRXHG and BRXLG. Overflow caused by the addition is ignored.

The original contents of the compare-value register are used as the compare value even when that register is also specified to be the first-operand location.

The sum is placed at the first-operand location, regardless of whether the branch is taken.

Condition Code: The code remains unchanged.

Program Exceptions: None.


Programming Notes:

 The operations are the same as those of the BRANCH ON INDEX HIGH and BRANCH ON INDEX LOW OR EQUAL instructions except for the means of specifying the branch address. Several examples of the use of BRANCH ON INDEX HIGH and BRANCH ON INDEX LOW OR EQUAL are given in Appendix A.

- 2. The word "index" in the names of these instructions indicates that one of the major purposes is the incrementing and testing of an index value. The increment, being a signed binary integer, may be used to increase or decrease the value in general register R₁ by an arbitrary amount.
- 3. Care must be taken in the 31-bit addressing mode when a data area in storage is at the rightmost end of an address space and a BRANCH RELATIVE ON INDEX HIGH (BRXH) or BRANCH RELATIVE ON INDEX LOW OR EQUAL (BRXLE) instruction is used to step upward through the data. Since the addition and comparison operations performed during the execution of these instructions treat the operands as 32-bit signed binary integers, the value following 231 - 1 is not 231, which cannot be represented in that format, but -231. The instruction does not provide an indication of such overflow. Consequently, some common looping techniques based on the use of these instructions do not work when a data area ends at address 2³¹ - 1. This problem is illustrated in a BRANCH ON INDEX LOW OR EQUAL example in Appendix A. A similar caution applies in the 64-bit addressing mode when data is at the end of a 64-bit address space and BRANCH RELATIVE ON INDEX HIGH (BRXHG) or BRANCH RELATIVE ON INDEX LOW OR EQUAL (BRXLG) is used.
- 4. When the instruction is the target of EXECUTE, the branch is relative to the target address; see "Branch-Address Generation" on page 5-9.

CHECKSUM

CKSM R1,R2 [RRE]



Successive four-byte elements of the second operand are added to the first operand in bit positions 32-63 of general register R₁ to form a 32-bit checksum in those bit positions. The first operand and the four-byte elements are treated as 32-bit unsigned binary integers. After each addition of an element, a carry out of bit position 32 of the first operand is added to bit position 63 of the first

operand. Bits 0-31 of general register R₁ always remain unchanged. If the second operand is not a multiple of four bytes, its last one, two, or three bytes are treated as appended on the right with the number of all-zeros bytes needed to form a four-byte element. The four-byte elements are added to the first operand until either the entire second operand or a CPU-determined amount of the second operand has been processed. The result is indicated in the condition code.

The R₂ field designates an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The location of the leftmost byte of the second operand is specified by the contents of the R_2 general register. The number of bytes in the second-operand location is specified by the 32-bit or 64-bit unsigned binary integer in the R_2 + 1 general register.

The handling of the address in general register R2 and the length in general register R₂ + 1 is dependent on the addressing mode. In the 24-bit addressing mode, the contents of bit positions 40-63 of general register R2 constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of the register constitute the address, and the contents of bit positions 0-32 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 of the register constitute the address. In the 24-bit or 31-bit addressing mode, the length is a 32-bit unsigned binary integer in bit positions 32-63 of general register R₂ + 1, and the contents of bit positions 0-31 are ignored. In the 64-bit addressing mode, the length is a 64-bit unsigned binary integer in the register.

The addition of second-operand four-byte elements to the first operand proceeds left to right, four-byte element by four-byte element, and ends as soon as (1) the entire second operand has been processed or (2) a lesser CPU-determined amount of the second operand has been processed. In either case, the result in bit positions 32-63 of general register R₁ is a 32-bit checksum for the part of the second operand that has been processed. When the second operand is not a multiple of four bytes, the final second-operand bytes in excess of a multiple of four are conceptu-

ally appended on the right with an appropriate number of all-zeros bytes to form the final fourbyte element.

If the operation ends because the entire second operand has been processed, the condition code is set to 0. If the operation ends because a lesser CPU-determined amount of the second operand has been processed, the condition code is set to 3. When the operation is to end with a setting of condition code 3, any carry out of bit position 32 of the first operand is added to bit position 63 of the first operand before the operation ends.

At the completion of the operation, the 32-bit or 64-bit operand-length field in the R2 + 1 register is decremented by the number of actual secondoperand bytes added to the first operand (not including any conceptually appended all-zeros bytes), and the address in the R2 register is incremented by the same number. Thus, the the 32-bit or 64-bit operand-length field contains a zero value if the condition code is set to 0, or it contains a nonzero value if the condition code is set to 3. In the 24-bit or 31-bit addressing mode, bits 0-31 of the R₂ + 1 register always remain unchanged.

When condition code 3 is set, the general registers used by the instruction have been set so that the remainder of the second operand can be processed by simply branching back to reexecute the instruction.

The amount of processing that results in the setting of condition code 3 is determined by the CPU on the basis of improving system performance, and it may be a different amount each time the instruction is executed. The minimum amount is four bytes or the number of bytes specified in the R₂ + 1 general register, whichever is smaller.

At the completion of the operation in the 24-bit or 31-bit addressing mode, the leftmost bits which are not part of the address in bit positions 32-63 of general register R2 may be set to zeros or may remain unchanged, even when the initial length in register R₂ + 1 is zero. Bits 0-31 of general register R2 remain unchanged.

When the R₁ register is the same register as the R₂ or R₂ + 1 register, the results are unpredictable.

Access exceptions for the portion of the second operand to the right of the last byte processed may or may not be recognized. For a second operand longer than 4K bytes, access exceptions are not recognized for locations more than 4K bytes beyond the last byte processed.

Access exceptions are not recognized if the R2 field is odd. When the length of the second operand is zero, no access exceptions are recognized.

Resulting Condition Code:

- Entire second operand processed
- 1
- 2
- CPU-determined amount of second operand processed

Program Exceptions:

- Access (fetch, operand 2)
- Specification

- 1. The initial contents of bit positions 32-63 of the R₁ general register contribute to the 32-bit checksum. The program normally should set those contents to all zeros before issuing the CHECKSUM instruction.
- 2. A 16-bit checksum is used in, for example, the TCP/IP application. The following program can be executed after the CHECKSUM instruction to produce in bit positions 32-63 of general register R2 a 16-bit checksum from the 32-bit checksum in bit positions 32-63 of general register R₁. The program is annotated to show the contents of bit positions 32-63 of the R₂ and R₂ + 1 registers after the execution of each instruction. The contents of bit positions 32-63 of the R1 register are represented as A,B, meaning the value A in bit positions 32-47 and the value B in bit positions 48-63. The value C is a carry from A + B. Note that bit positions 32-63 of reqister R₂ + 1 are known to contain all zeros when CHECKSUM has set condition code 0.

Program		R2 Bits 32-63	R2+1 Bits 32-63
LR	R2,R1	A,B	0,0
SRDL	R2,16	0,A	B,0
ALR	R2,R2+1	B,A	B,0
ALR	R2,R1	A+B+C,A+B	B,0
SRL	R2,16	0,A+B+C	B,0

- 3. In the access-register mode, access register 0 designates the primary address space regardless of the contents of access register 0.
- 4. The storage-operand references of CHECKSUM may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)
- 5. Figure 7-2 on page 7-32 contains a summary of the operation.





Figure 7-2. Execution of CHECKSUM

COMPARE



The first operand is compared with the second operand, and the result is indicated in the condition code. For COMPARE (CR, C), the operands are treated as 32-bit signed binary integers. For COMPARE (CGR, CG), they are treated as 64-bit signed binary integers For COMPARE (CGFR, CGF), the second operand is treated as a 32-bit signed binary integer, and the first operand is treated as a 64-bit signed binary integer.


Resulting Condition Code:

- 0 Operands equal
- 1 First operand low
- 2 First operand high
- 3 -

Program Exceptions:

Access (fetch, operand 2 of C, CG, and CGF only)

COMPARE AND FORM CODEWORD



General register 2 contains an index, which is used along with contents of general registers 1 and 3 to designate the starting addresses of two fields in storage, called the first and third operands. The first and third operands are logically compared, and a codeword is formed for use in sort/merge algorithms.

The second-operand address is not used to address data. Bits 49-62 of the second-operand address, with one rightmost and one leftmost zero appended, are used as a 16-bit index limit. Bit 63 of the second-operand address is the operand-control bit. When bit 63 is zero, the codeword is formed from the high operand; when bit 63 is one, the codeword is formed from the low operand. The remainder of the second-operand address is ignored.

General registers 1 and 3 contain the base addresses of the first and third operands. Bits 48-63 of general register 2 are used as an index for addressing both the first and third operands. General registers 1, 2, and 3 must all initially contain even values; otherwise, a specification exception is recognized.

In the access-register mode, access register 1 specifies the address space containing the first and third operands.

The size of the units by which the first and third operands are compared, the size of the resulting codeword, and the participation of bits 0-31 of general registers 1, 2, and 3 in the operation depend on the addressing mode. In the 24-bit or 31-bit addressing mode, the comparison unit is two bytes, the codeword is four bytes, and bits 0-31 are ignored and remain unchanged. In the

64-bit addressing mode, the comparison unit is six bytes, the codeword is eight bytes, and bits 0-31 are used in and may be changed by the operation.

Operation in the 24-Bit or 31-Bit Addressing Mode

The operation consists in comparing the first and third operands halfword by halfword and incrementing the index until an unequal pair of halfwords is found or the index exceeds the index limit. This proceeds in units of operation, between which interruptions may occur.

At the start of a unit of operation, the index, bits 48-63 of general register 2, is logically compared with the index limit. If the index is larger, the instruction is completed by placing bits 32-63 of general register 3, with bit 32 set to one, in bit positions 32-63 of general register 2, and by setting condition code 0.

If the index is less than or equal to the index limit, the index is applied to the first-operand and thirdoperand base addresses to locate the current pair of halfwords to be compared. The index, with 48 leftmost zeros appended, and bits 32-63 of general register 1, with 32 leftmost zeros appended, are added to form a 64-bit intermediate value. A carry out of bit position 32, if any, is ignored. The address of the current first-operand halfword is generated from the intermediate value by following the normal rules for operand address The address of the current thirdgeneration. operand halfword is formed in the same manner by adding bits 32-63 of general register 3 and the index.

The current first-operand and third-operand halfwords are logically compared. If they are equal, the contents of general register 2 are incremented by 2, and a unit of operation ends.

If the compare values are unequal, the contents of general register 2 are incremented by 2 and then shifted left logically by 16 bit positions. The shifting occurs only within bit positions 32-63. If the operand-control bit is zero, (1) the one's complement of the higher halfword is placed in bit positions 48-63 of general register 2, and (2) if operand 1 was higher, bits 32-63 of general registers 1 and 3 are interchanged. If the operand-control bit is one, (1) the lower halfword is placed in bit positions 48-63 of general register 2, and (2)

if operand 1 was lower, bits 32-63 of general registers 1 and 3 are interchanged.

For the purpose of recognizing access exceptions, operand 1 and operand 3 are both considered to have a length equal to 2 more than the value of the index limit minus the index.

Operation in the 64-Bit Addressing Mode

The operation consists in comparing the first and third operands in units of six bytes at a time and incrementing the index until an unequal pair of six-byte units is found or the index exceeds the index limit. This proceeds in units of operation, between which interruptions may occur.

At the start of a unit of operation, the index, bits 48-63 of general register 2, is logically compared with the index limit. If the index is larger, the instruction is completed by placing bits 0-63 of general register 3, with bit 0 set to one, in bit positions 0-63 of general register 2, and by setting condition code 0.

If the index is less than or equal to the index limit, the index is applied to the first-operand and third-operand base addresses to locate the current pair of six-byte units to be compared. The index, with 48 leftmost zeros appended, and bits 0-63 of general register 1 are added to form the 64-bit address of the current first-operand six-byte unit. A carry out of bit position 0, if any, is ignored. The address of the current third-operand six-byte unit is formed in the same manner by adding bits 0-63 of general register 3 and the index.

The current first-operand and third-operand sixbyte units are logically compared. If they are equal, the contents of general register 2 are incremented by 6, and a unit of operation ends.

If the compare values are unequal, the contents of general register 2 are incremented by 6 and then shifted left logically by 48 bit positions. If the operand-control bit is zero, (1) the one's complement of the higher six-byte unit is placed in bit positions 16-63 of general register 2, and (2) if operand 1 was higher, bits 0-63 of general registers 1 and 3 are interchanged. If the operand-control bit is one, (1) the lower six-byte unit is placed in bit positions 16-63 of general register 2, and (2) if operand 1 was lower, bits 0-63 of general registers 1 and 3 are interchanged.

For the purpose of recognizing access exceptions, operand 1 and operand 3 are both considered to have a length equal to 6 more than the value of the index limit minus the index.

Specifications Independent of Addressing Mode

The condition code is unpredictable if the instruction is interrupted.

When the index is initially larger than the index limit, access exceptions are not recognized for the storage operands. For operands longer than 4K bytes, access exceptions are not recognized more than 4K bytes beyond the byte being processed. Access exceptions are not recognized when a specification-exception condition exists.

If the B₂ field designates general register 2, it is unpredictable whether or not the index limit is recomputed; thus, in this case the operand length is unpredictable. However, in no case can the operands exceed 215 bytes in length.

Resulting Condition Code:

- Operands equal
- Operand-control bit zero and operand 1 low, or operand-control bit one and operand 3 low
- Operand-control bit zero and operand 1 high, or operand-control bit one and operand 3 high
- 3

Program Exceptions:

- Access (fetch, operands 1 and 3)
- Specification

- 1. An example of the use of COMPARE AND FORM CODEWORD is given in "Sorting Instructions" in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. The offset of the halfword or six-byte unit (depending on the addressing mode) of the first and third operands at which comparison is to begin should be placed in bit positions 48-63 of general register 2 before executing COMPARE AND FORM CODEWORD. The index limit derived from the second-operand address should be the offset of the last halfword or six-byte unit of the first and third operands for which comparison can be made. When the operands do not compare equal,

- the leftmost 16 bits of the codeword formed in general register 2 (bits 32-47 of the register in the 24-bit or 31-bit addressing mode, or bits 0-15 in the 64-bit addressing mode) by the execution of COMPARE AND FORM CODEWORD gives the offset of the first halfword or six-byte unit not compared. If the codewords compare equal in an UPDATE TREE operation, bit positions 32-47 of general register 2 in the 24-bit or 31-bit addressing mode, or bit positions 0-15 in the 64-bit addressing mode, will contain the offset at which another COMPARE AND FORM CODEWORD should resume comparison for breaking codeword ties. Operand-control-bit values of zero or one are used for sorting operands in ascending or descending order, respectively. Refer to "Sorting Instructions" on page A-51 for a discussion of the use of codewords in sorting.
- 3. The condition code indicates the results of comparing operands up to 32,768 bytes long. Equal operands result in a negative codeword in bit positions 32-63 of general register 2 in the 24-bit or 31-bit addressing mode, or in bit positions 0-63 in the 64-bit addressing mode. A negative codeword also results in the 24-bit or 31-bit mode when the index limit is 32,766 and the operands that are compared differ in only their last two bytes, or in the 64-bit mode when the limit is 32,762 and the operands differ in only their last six bytes. If this latter codeword is used by UPDATE TREE, an incorrect result may be indicated in general registers 0 and 1. Therefore, the index limit should not exceed 32,764 in the 24-bit or 31-bit mode, or 32,760 in the 64-bit mode, when the resulting codeword is to be used by UPDATE TREE.
- 4. Special precautions should be taken if COMPARE AND FORM CODEWORD is made the target of EXECUTE. See the programming note concerning interruptible instructions under EXECUTE.
- 5. Further programming notes concerning interruptible instructions are included in "Interruptible Instructions" in Chapter 5, "Program Execution."
- 6. The storage-operand references of COMPARE AND FORM CODEWORD may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)

7. Figure 7-3 on page 7-36 and Figure 7-4 on page 7-37 contain summaries of the operation in the 24-bit or 31-bit addressing mode,

and Figure 7-5 on page 7-38 and Figure 7-6 on page 7-39 contain summaries of the operation in the 64-bit addressing mode.

Operand- Control Bit	Relation		Result in GR2 (Bits 32-63)	GR1 (Bits				
0 0 0 1 1	op1 = op3 op1 < op3 op1 > op3 op1 = op3 op1 < op3 op1 > op3	0 1 2 0 2	OGR3b1 X, nop3 X, nop1 OGR3b1 X, top1 X, top3	- OGR3 - OGR3 -	- OGR1 - OGR1 -			
Explanation: The hits remain unchanged								

- The bits remain unchanged.
- OGR1 The original value of GR1 bits 32-63.
- OGR3 The original value of GR3 bits 32-63.
- OGR3b1 The original value of GR3 bits 32-63 with bit 32 set to one.
- Bits 32-47 of GR2 are 2 more than the index of the first unequal halfword.
- Bits 48-63 of GR2 are the one's complement of the nop1 first unequal halfword in operand 1.
- nop3 Bits 48-63 of GR2 are the one's complement of the first unequal halfword in operand 3.
- Bits 48-63 of GR2 are the first unequal halfword top1 in operand 1.
- top3 Bits 48-63 of GR2 are the first unequal halfword in operand 3.

Figure 7-3. Operation of COMPARE AND FORM CODEWORD in the 24-Bit or 31-bit Addressing Mode




Figure 7-4. Execution of COMPARE AND FORM CODEWORD in the 24-Bit or 31-bit Addressing Mode

Operand- Control Bit	Relation		Result in GR2 (Bits 0-63)				
0 0 0 1 1	op1 = op3 op1 < op3 op1 > op3 op1 = op3 op1 < op3 op1 > op3	2 0 2	OGR3b1 X, nop3 X, nop1 OGR3b1 X, top1 X, top3	- OGR3 - OGR3 -	- OGR1 - OGR1 -		
Explanation:							
-	The bits re	emain uncha	anged.				
OGR1	The origina	al value o	f GR1 bits	0-63.			
OGR3	The original value of GR3 bits 0-63.						
	The originate to one.	al value o	f GR3 bits	0-63 with	bit 0 set		
X	Bits 0-15 of GR2 are 6 more than the index of the first unequal six-byte unit.						

Bits 16-63 of GR2 are the one's complement of the

Bits 16-63 of GR2 are the one's complement of the

Bits 16-63 of GR2 are the first unequal six-byte

Bits 16-63 of GR2 are the first unequal six-byte

first unequal six-byte unit in operand 1.

first unequal six-byte unit in operand 3.

unit in operand 1.

unit in operand 3.

Figure 7-5. Operation of COMPARE AND FORM CODEWORD in the 64-Bit Addressing Mode

nop1

nop3

top1

top3







Figure 7-6. Execution of COMPARE AND FORM CODEWORD in the 64-Bit Addressing Mode


COMPARE AND SWAP








COMPARE DOUBLE AND SWAP





The first and second operands are compared. If they are equal, the third operand is stored at the second-operand location. If they are unequal, the second operand is loaded into the first-operand location. The result of the comparison is indicated in the condition code.

For COMPARE AND SWAP (CS), the first and third operands are 32 bits in length, with each operand occupying bit positions 32-63 of a general register. The second operand is a word in storage.

For COMPARE AND SWAP (CSG), the first and third operands are 64 bits in length, with each operand occupying bit positions 0-63 of a general register. The second operand is a doubleword in storage.

For COMPARE DOUBLE AND SWAP (CDS), the first and third operands are 64 bits in length. The first 32 bits of an operand occupy bit positions 32-63 of the even-numbered register of an

even-odd pair of general registers, and the second 32 bits occupy bit positions 32-63 of the odd-numbered register of the pair. The second operand is a doubleword in storage.

For COMPARE DOUBLE AND SWAP (CDSG), the first and third operands are 128 bits in length. The first 64 bits of an operand occupy bit positions 0-63 of the even-numbered register of an even-odd pair of general registers, and the second 64 bits occupy bit positions 0-63 of the odd-numbered register of the pair. The second operand is a quadword in storage.

When an equal comparison occurs, the third operand is stored at the second-operand location. The fetch of the second operand for purposes of comparison and the store into the second-operand location appear to be a block-concurrent interlocked-update reference as observed by other CPUs.

When the result of the comparison is unequal, the second-operand location remains unchanged. However, on some models, the value may be fetched and subsequently stored back unchanged at the second-operand location. This update appears to be a block-concurrent interlocked-update reference as observed by other CPUs.

A serialization function is performed before the operand is fetched and again after the operation is completed.

The second operand of COMPARE AND SWAP (CS) must be designated on a word boundary. The second operand of COMPARE AND SWAP (CSG) and COMPARE DOUBLE AND SWAP (CDS) must be designated on a doubleword boundary. The second operand of COMPARE DOUBLE AND SWAP (CDSG) must be designated on a quadword boundary. The R₁ and R₃ fields for COMPARE DOUBLE AND SWAP must each designate an even-numbered register. Otherwise, a specification exception is recognized.

Resulting Condition Code:

- O First and second operands equal, second operand replaced by third operand
- 1 First and second operands unequal, first operand replaced by second operand
- 2 -
- 3 --

Program Exceptions:

- Access (fetch and store, operand 2)
- Specification

- 1. Several examples of the use of the COMPARE AND SWAP and COMPARE DOUBLE AND SWAP instructions are given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. Some of the following notes are worded, with respect to operand size, for CS and CDS. Similar notes, worded for a larger operand size, would apply to CSG and CDSG.
- 3. COMPARE AND SWAP can be used by CPU programs sharing common storage areas in either a multiprogramming or multiprocessing environment. Two examples are:
 - a. By performing the following procedure, a CPU program can modify the contents of a storage location even though the possibility exists that the CPU program may be interrupted by another CPU program that will update the location or that another CPU program may simultaneously update the location. First, the entire word containing the byte or bytes to be updated is loaded into a general register. Next, the updated value is computed and placed in another general register. Then COMPARE AND SWAP is executed with the R₁ field designating the register that contains the original value and the R₃ field designating the register that contains the updated value. If the update has been successful, condition code 0 is set. If the storage location no longer contains the original value, the update has not been successful, the general register designated by the R1 field of the COMPARE AND SWAP instruction contains the new current value of the storage location, and condition code 1 is set. When condition code 1 is set, the CPU program can repeat the procedure using the new current value.
 - b. COMPARE AND SWAP can be used for controlled sharing of a common storage area, including the capability of leaving a message (in a chained list of messages) when the common area is in use. To

- accomplish this, a word in storage can be used as a control word, with a zero value in the word indicating that the common area is not in use and that no messages exist, a negative value indicating that the area is in use and that no messages exist, and a nonzero positive value indicating that the common area is in use and that the value is the address of the most recent message added to the list. Thus, any number of CPU programs desiring to seize the area can use COMPARE AND SWAP to update the control word to indicate that the area is in use or to add messages to the list. The single CPU program which has seized the area can also safely use COMPARE AND SWAP to remove messages from the list.
- 4. COMPARE DOUBLE AND SWAP can be used in a manner similar to that described for COMPARE AND SWAP. In addition, it has another use. Consider a chained list, with a control word used to address the first message in the list, as described in programming note 2b above. If multiple CPU programs are to be permitted to delete messages by using COMPARE AND SWAP (and not just the single CPU program which has seized the common area), there is a possibility the list will be incorrectly updated. This would occur if, for example, after one CPU program has fetched the address of the most recent message in order to remove the message, another CPU program removes the first two messages and then adds the first message back into the chain. The first CPU program, on continuing, cannot easily detect that the list is changed. By increasing the size of the control word to a doubleword containing both the first message address and a word with a change number that is incremented for each modification of the list, and by using COMPARE DOUBLE AND SWAP to update both fields together, the possibility of the list being incorrectly updated is reduced to a negligible level. That is, an incorrect update can occur only if the first CPU program is delayed while changes exactly equal in number to a multiple of 232 take place and only if the last change places the original message address in the control word.
- 5. COMPARE AND SWAP and COMPARE DOUBLE AND SWAP do not interlock against

storage accesses by channel programs. Therefore, the instructions should not be used to update a location at which a channel program may store, since the channelprogram data may be lost.

- 6. To ensure successful updating of a common storage field by two or more CPUs, all updates must be done by means of an interlocked-update reference. **COMPARE** AND SWAP, COMPARE AND SWAP AND PURGE, COMPARE DOUBLE AND SWAP, and TEST AND SET are the only instructions that perform an interlocked-update reference. For example, if one CPU executes OR IMME-DIATE and another CPU executes COMPARE AND SWAP to update the same byte, the fetch by OR IMMEDIATE may occur either before the fetch by COMPARE AND SWAP or between the fetch and the store by COMPARE AND SWAP, and then the store by OR IMMEDIATE may occur after the store by COMPARE AND SWAP, in which case the change made by COMPARE AND SWAP is lost.
- 7. For the case of a condition-code setting of 1, COMPARE AND SWAP and COMPARE DOUBLE AND SWAP may or may not, depending on the model, cause any of the following to occur for the second-operand location: a PER storage-alteration event may be recognized; a protection exception for storing may be recognized; and, provided no access exception exists, the change bit may be set to one. Because the contents of storage remain unchanged, the change bit may or may not be one when a PER storagealteration event is recognized.


COMPARE HALFWORD

CH $R_1, D_2(X_2, B_2)$ [RX]




COMPARE HALFWORD IMMEDIATE

CHI [RI] R1, I2



CGHI R1, I2 [RI]



The first operand is compared with the second operand, and the result is indicated in the condition code. The second operand is two bytes in length and is treated as a 16-bit signed binary For COMPARE HALFWORD and integer. COMPARE HALFWORD IMMEDIATE (CHI), the first operand is treated as a 32-bit signed binary For COMPARE HALFWORD IMMEinteger. DIATE (CGHI), the first operand is treated as a 64-bit signed binary integer.

Resulting Condition Code:

- Operands equal
- 1 First operand low
- 2 First operand high
- 3


Program Exceptions:


Access (fetch, operand 2 of CH only)

Programming Note: An example of the use of the COMPARE HALFWORD instruction is given in Appendix A, Representation "Number Instruction-Use Examples."

COMPARE LOGICAL

CLR R1,R2 [RR]





The first operand is compared with the second operand, and the result is indicated in the condition code.

For COMPARE LOGICAL (CLR, CL), the operands are treated as 32 bits. For COMPARE LOGICAL (CLGR, CLG), the operands are treated as 64 bits. For COMPARE LOGICAL (CLGFR,

CLGF), the first operand is treated as 64 bits, and the second operand is treated as 32 bits with 32 zeros appended on the left.

The comparison proceeds left to right, byte by byte, and ends as soon as an inequality is found or the end of the fields is reached. For COMPARE LOGICAL (CL, CLG, CLGF, CLC), access exceptions may or may not be recognized for the portion of a storage operand to the right of the first unequal byte.

Resulting Condition Code:

- 0 Operands equal
- 1 First operand low
- 2 First operand high
- 3 -


Program Exceptions:

 Access (fetch, operand 2, CL, CLG, CLGF, and CLC; fetch, operand 1, CLI and CLC)

Programming Notes:

- Examples of the use of the COMPARE LOGICAL instruction are given in Appendix A, "Number Representation and Instruction-Use Examples."
- COMPARE LOGICAL treats all bits of each operand alike as part of a field of unstructured logical data. For COMPARE LOGICAL (CLC), the comparison may extend to field lengths of 256 bytes.

COMPARE LOGICAL CHARACTERS UNDER MASK



The first operand is compared with the second operand under control of a mask, and the result is indicated in the condition code.

The contents of the M₃ field are used as a mask. These four bits, left to right, correspond one for one with four bytes, left to right, of general register For COMPARE LOGICAL CHARACTERS UNDER MASK (CLM), the four bytes to which the mask bits correspond are in bit positions 32-63 of general register R₁. For COMPARE LOGICAL CHARACTERS UNDER MASK (CLMH), the four bytes are in the high-order half, bit positions 0-31, of the register. The byte positions corresponding to ones in the mask are considered as a contiguous field and are compared with the second operand. The second operand is a contiguous field in storage, starting at the second-operand address and equal in length to the number of ones in the mask. The bytes in the general register corresponding to zeros in the mask do not participate in the operation.

The comparison proceeds left to right, byte by byte, and ends as soon as an inequality is found or the end of the fields is reached.

When the mask is not zero, exceptions associated with storage-operand access are recognized for no more than the number of bytes specified by the mask. Access exceptions may or may not be recognized for the portion of a storage operand to the right of the first unequal byte. When the mask is zero, access exceptions are recognized for one byte at the second-operand address.

Resulting Condition Code:

- Operands equal, or mask bits all zeros
- 1 First operand low
- 2 First operand high
- 3


Program Exceptions:

Access (fetch, operand 2)

Programming Note: An example of the use of the COMPARE LOGICAL CHARACTERS UNDER MASK instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."

COMPARE LOGICAL LONG

CLCL R1, R2 [RR]



The first operand is compared with the second operand, and the result is indicated in the condition code. The shorter operand is considered to be extended on the right with padding bytes.

The R₁ and R₂ fields each designate an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The location of the leftmost byte of the first operand and second operand is designated by the contents of general registers R1 and R2, respectively. The number of bytes in the first-operand and second-operand locations is specified by unsigned binary integers in bit positions 40-63 of general registers R1 + 1 and R2 + 1, respec-Bit positions 32-39 of general register R₂ + 1 contain the padding byte. The contents of bit positions 0-39 of general register R1 + 1 and of bit positions 0-31 of general register R2 + 1 are ignored.

The handling of the addresses in general registers R₁ and R₂ is dependent on the addressing mode.

In the 24-bit addressing mode, the contents of bit positions 40-63 of general registers R₁ and R₂ constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of the registers constitute the address, and the contents of bit positions 0-32 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 constitute the address.

The contents of the registers just described are shown in Figure 7-7 on page 7-45.




Figure 7-7. Register Contents for COMPARE LOGICAL LONG

The comparison proceeds left to right, byte by byte, and ends as soon as an inequality is found or the end of the longer operand is reached. If the operands are not of the same length, the shorter operand is considered to be extended on the right with the appropriate number of padding bytes.

If both operands are of zero length, the operands are considered to be equal.

The execution of the instruction is interruptible. When an interruption occurs, other than one that causes termination, the lengths in general registers $R_1 + 1$ and $R_2 + 1$ are decremented by the number of bytes compared, and the addresses in general registers R_1 and R_2 are incremented by the same number, so that the instruction, when reexecuted, resumes at the point of interruption. In the 24-bit or 31-bit addressing mode, the leftmost bits which are not part of the address in bit positions 32-63 of general registers R_1 and R_2 are set to zeros, and the contents of bit positions 0-31

remain unchanged. In any addressing mode, the contents of bit positions 0-39 of general registers $R_1 + 1$ and $R_2 + 1$ remain unchanged, and the condition code is unpredictable. If the operation is interrupted after the shorter operand has been exhausted, the length field pertaining to the shorter operand is zero, and its address is updated accordingly.

If the operation ends because of an inequality, the address fields in general registers R1 and R2 at completion identify the first unequal byte in each operand. The lengths in bit positions 40-63 of general registers R₁ + 1 and R₂ + 1 are decremented by the number of bytes that were equal, unless the inequality occurred with the padding byte, in which case the length field for the shorter operand is set to zero. The addresses in general registers R1 and R2 are incremented by the amounts by which the corresponding length fields were reduced.

If the two operands, including the padding byte, if necessary, are equal, both length fields are made zero at completion, and the addresses are incremented by the corresponding operand-length values.

At the completion of the operation, in the 24-bit or 31-bit addressing mode, the leftmost bits which are not part of the address in bit positions 32-63 of general registers R1 and R2 are set to zeros, even when one or both of the initial length values are zero. In any addressing mode, the contents of bit positions 0-39 of general registers R1 + 1 and R₂ + 1 remain unchanged.

Access exceptions for the portion of a storage operand to the right of the first unequal byte may or may not be recognized. For operands longer than 2K bytes, access exceptions are not recognized more than 2K bytes beyond the byte being processed. Access exceptions are not indicated for locations more than 2K bytes beyond the first unequal byte.

When the length of an operand is zero, no access exceptions are recognized for that operand. Access exceptions are not recognized for an operand if the R field associated with that operand is odd.

Resulting Condition Code:

- 0 Operands equal, or both zero length
- First operand low 1
- 2 First operand high
- 3

Program Exceptions:

- Access (fetch, operands 1 and 2)
- Specification

Programming Notes:

- 1. An example of the use of the COMPARE LOGICAL LONG instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. When the R₁ and R₂ fields are the same, the operation proceeds in the same way as when two distinct pairs of registers having the same contents are specified, except that the contents of the designated registers are incremented or decremented only by the number of bytes compared, not by twice the number of bytes compared. In the absence of dynamic modification of the operand area by another CPU or by a channel program, condition code 0 is set. However, it is unpredictable whether access exceptions are recognized for the operand since the operation can be completed without storage being accessed.
- 3. Special precautions should be taken when COMPARE LOGICAL LONG is made the target of EXECUTE. See the programming note concerning interruptible instructions under EXECUTE.
- 4. Other programming notes concerning interruptible instructions are included in "Interruptible Instructions" Chapter 5, "Program in Execution."
- 5. In the access-register mode, access register 0 designates the primary address space regardless of the contents of access register 0.

COMPARE LOGICAL LONG **EXTENDED**

CLCLE R₁,R₃,D₂(B₂) [RS]

	'A9'	R1	Rз	B2		D2	
0		8	12	16	20	3	- 31

The first operand is compared with the third operand until unequal bytes are compared, the end of the longer operand is reached, or a CPU-determined number of bytes have been compared, whichever occurs first. The shorter operand is considered to be extended on the right with padding bytes. The result is indicated in the condition code.

The R₁ and R₃ fields each designate an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The location of the leftmost byte of the first operand and third operand is designated by the contents of general registers R1 and R3, respectively. In the 24-bit or 31-bit addressing mode, the number of bytes in the first-operand and thirdoperand locations is specified by the contents of bit positions 32-63 of general registers R₁ + 1 and R₃ + 1, respectively, and those contents are treated as 32-bit unsigned binary integers. In the 64-bit addressing mode, the number of bytes in the first-operand and third-operand locations is specified by the entire contents of general registers R₁ + 1 and R₃ + 1, respectively, and those contents are treated as 64-bit unsigned binary integers.

The handling of the addresses in general registers R₁ and R₃ is dependent on the addressing mode.

In the 24-bit addressing mode, the contents of bit positions 40-63 of general registers R₁ and R₃ constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of the registers constitute the address, and the contents of bit positions 0-32 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 constitute the address.

The second-operand address is not used to address data; instead, the rightmost eight bits of the second-operand address, bits 56-63, are the padding byte. Bits 0-55 of the second-operand address are ignored.

The contents of the registers and address just described are shown in Figure 7-8 on page 7-48.




Figure 7-8. Register Contents and Second-Operand Address for COMPARE LOGICAL LONG EXTENDED

The comparison proceeds left to right, byte by byte, and ends as soon as an inequality is found, the end of the longer operand is reached, or a CPU-determined number of bytes have been compared, whichever occurs first. If the operands are not of the same length, the shorter operand is

considered to be extended on the right with the appropriate number of padding bytes.

If both operands are of zero length, the operands are considered to be equal.

If the operation ends because of an inequality, the address fields in general registers R1 and R3 at completion identify the first unequal byte in each operand. The lengths in bit positions 32-63, in the 24-bit or 31-bit addressing mode, or in bit positions 0-63, in the 64-bit addressing mode, of general registers R₁ + 1 and R₃ + 1 are decremented by the number of bytes that were equal, unless the inequality occurred with the padding byte, in which case the length field for the shorter operand is set to zero. The addresses in general registers R₁ and R₃ are incremented by the amounts by which the corresponding length fields were decremented. Condition code 1 is set if the first operand is low, or condition code 2 is set if the first operand is high.

If the two operands, including the padding byte, if necessary, are equal, both length fields are made zero at completion, and the addresses are incremented by the corresponding operand-length values. Condition code 0 is set.

If the operation is completed because a CPU-determined number of bytes have been compared without finding an inequality or reaching the end of the longer operand, the lengths in general registers $R_1 + 1$ and $R_3 + 1$ are decremented by the number of bytes compared, and the addresses in general registers R_1 and R_3 are incremented by the same number, so that the instruction, when reexecuted, resumes at the next bytes to be compared. If the operation is completed after the shorter operand has been exhausted, the length field pertaining to the shorter operand is zero, and the operand address is updated accordingly. Condition code 3 is set.

In the 24-bit or 31-bit addressing mode, the contents of bit positions 0-31 of general registers R_1 , $R_1 + 1$, R_3 , and $R_3 + 1$, always remain unchanged.

The padding byte may be formed from $D_2(B_2)$ multiple times during the execution of the instruction, and the registers designated by R_1 and R_3 may be updated multiple times. Therefore, if B_2 equals R_1 , R_1 + 1, R_3 , or R_3 + 1 and is subject

to change during the execution of the instruction, the results are unpredictable.

The amount of processing that results in the setting of condition code 3 is determined by the CPU on the basis of improving system performance, and it may be a different amount each time the instruction is executed. The maximum amount is approximately 4K bytes of either operand.

At the completion of the operation in the 24-bit or 31-bit addressing mode, the leftmost bits which are not part of the address in bit positions 32-63 of general registers R_1 and R_3 may be set to zeros or may remain unchanged from their original values, even when one or both of the initial length values are zero.

Access exceptions for the portion of a storage operand to the right of the first unequal byte may or may not be recognized. For operands longer than 4K bytes, access exceptions are not recognized more than 4K bytes beyond the byte being processed. Access exceptions are not indicated for locations more than 4K bytes beyond the first unequal byte.

When the length of an operand is zero, no access exceptions are recognized for that operand. Access exceptions are not recognized for an operand if the R field associated with that operand is odd.

Resulting Condition Code:

- O All bytes compared; operands equal, or both zero length
- 1 All bytes compared, first operand low
- 2 All bytes compared, first operand high
- 3 CPU-determined number of bytes compared without finding an inequality

Program Exceptions:

- Access (fetch, operands 1 and 3)
- Specification

Programming Notes:

 COMPARE LOGICAL LONG EXTENDED is intended for use in place of COMPARE LOGICAL LONG when the operand lengths are specified as 32-bit binary integers. COMPARE LOGICAL LONG EXTENDED sets condition code 3 in cases in which COMPARE LOGICAL LONG would be interrupted.

- When condition code 3 is set, the program can simply branch back to the instruction to continue the comparison. The program need not determine the number of bytes that were compared.
- The function of not processing more than approximately 4K bytes of either operand is intended to permit software polling of a flag that may be set by a program on another CPU during long operations.
- 4. When the R1 and R3 fields are the same, the operation proceeds in the same way as when two distinct pairs of registers having the same contents are specified, except that the contents of the designated registers are incremented or decremented only by the number of bytes compared, not by twice the number of bytes compared. In the absence of dynamic modification of the operand area by another CPU or by a channel program, the condition code is finally set to 0 after possible settings to 3. However, it is unpredictable whether access exceptions are recognized for the operand since the operation can be completed without storage being accessed. If storage is not accessed, condition code 3 may or may not be set regardless of the operand length.
- In the access-register mode, access register 0 designates the primary address space regardless of the contents of access register 0.

COMPARE LOGICAL LONG UNICODE

The first operand is compared with the third operand until unequal two-byte Unicode characters are compared, the end of the longer operand is reached, or a CPU-determined number of characters have been compared, whichever occurs first. The shorter operand is considered to be extended on the right with two-byte padding characters. The result is indicated in the condition code.

The R₁ and R₃ fields each designate an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The location of the leftmost character of the first operand and third operand is designated by the contents of general registers R_1 and R_3 , respectively. In the 24-bit or 31-bit addressing mode, the number of bytes in the first-operand and third-operand locations is specified by the contents of bit positions 32-63 of general registers $R_1 + 1$ and $R_3 + 1$, respectively, and those contents are treated as 32-bit unsigned binary integers. In the 64-bit addressing mode, the number of bytes in the first-operand and third-operand locations is specified by the contents of bit positions 0-63 of general registers $R_1 + 1$ and $R_3 + 1$, respectively, and those contents are treated as 64-bit unsigned binary integers.

The contents of general registers $R_1 + 1$ and $R_3 + 1$ must specify an even number of bytes; otherwise, a specification exception is recognized.

The handling of the addresses in general registers R₁ and R₃ is dependent on the addressing mode.

In the 24-bit addressing mode, the contents of bit positions 40-63 of general registers R_1 and R_3 constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of the registers constitute the address, and the contents of bit positions 0-32 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 of the registers constitute the address.

The second-operand address is not used to address data; instead, the rightmost 16 bits of the second-operand address, bits 48-63, are the two-byte padding character. Bits 0-47 of the second-operand address are ignored.

The contents of the registers and address just described are shown in Figure 7-9 on page 7-51.

The comparison proceeds left to right, character by character, and ends as soon as an inequality is found, the end of the longer operand is reached, or a CPU-determined number of characters have been compared, whichever occurs first. If the operands are not of the same length, the shorter




Figure 7-9. Register Contents and Second-Operand Address for COMPARE LOGICAL LONG UNICODE

operand is considered to be extended on the right with the appropriate number of two-byte padding characters. If both operands are of zero length, the operands are considered to be equal.

If the operation ends because of an inequality, the address fields in general registers R1 and R3 at completion identify the first unequal two-byte character in each operand. The lengths in bit positions 32-63, in the 24-bit or 31-bit addressing mode, or in bit positions 0-63, in the 64-bit addressing mode, of general registers R1 + 1 and R₃ + 1 are decremented by 2 times the number of characters that were equal, unless the inequality occurred with the two-byte padding character, in which case the length field for the shorter operand is set to zero. The addresses in general registers R1 and R3 are incremented by the amounts by which the corresponding length fields were decremented. Condition code 1 is set if the first operand is low, or condition code 2 is set if the first operand is high.

If the two operands, including the two-byte padding character, if necessary, are equal, both length fields are made zero at completion, and the addresses are incremented by the corresponding operand-length values. Condition code 0 is set.

If the operation is completed because a CPU-determined number of characters have been compared without finding an inequality or reaching the end of the longer operand, the lengths in general registers R₁ + 1 and R₃ + 1 are decremented by 2 times the number of characters compared, and the addresses in general registers R1 and R₃ are incremented by the same number, so that the instruction, when reexecuted, resumes at the next characters to be compared. If the operation is completed after the shorter operand has been exhausted, the length field pertaining to the shorter operand is zero, and the operand address is updated accordingly. Condition code 3 is set.

In the 24-bit or 31-bit addressing mode, the contents of bit positions 0-31 of general registers R1, and R₂ + 1, always remain $R_1 + 1$, R_2 , unchanged.

The two-byte padding character may be formed from D₂(B₂) multiple times during the execution of the instruction, and the registers designated by R1 and R₃ may be updated multiple times. Therefore, if B_2 equals R_1 , $R_1 + 1$, R_3 , or $R_3 + 1$ and is subject to change during the execution of the instruction, the results are unpredictable.

The amount of processing that results in the setting of condition code 3 is determined by the CPU on the basis of improving system performance, and it may be a different amount each time the instruction is executed.

At the completion of the operation in the 24-bit or 31-bit addressing mode, the leftmost bits which are not part of the address in bit positions 32-63 of general registers R1 and R3 may be set to zeros or may remain unchanged from their original values, including the case when one or both of the initial length values are zero.

Access exceptions for the portion of a storage operand to the right of the first unequal character may or may not be recognized. For operands longer than 4K bytes, access exceptions are not recognized more than 4K bytes beyond the character being processed. Access exceptions are not indicated for locations more than 4K bytes beyond the first unequal character.

When the length of an operand is zero, no access exceptions are recognized for that operand. Access exceptions are not recognized for an operand if the R field or length associated with that operand is odd.

Resulting Condition Code:

- All characters compared; operands equal, or both zero length
- 1 First operand low
- First operand high
- CPU-determined number of characters compared without finding an inequality

Program Exceptions:

- Access (fetch, operands 1 and 3)
- Operation (if the extended-translation facility 2 is not installed)
- Specification

Programming Notes:


1. COMPARE LOGICAL LONG UNICODE is intended for use in place of COMPARE LOGICAL LONG or COMPARE LOGICAL LONG EXTENDED when two-byte characters are to be compared. The characters may be Unicode characters or any other double-byte COMPARE LOGICAL LONG characters. UNICODE sets condition code 3 in cases in which COMPARE LOGICAL LONG would be interrupted.

- When condition code 3 is set, the program can simply branch back to the instruction to continue the comparison. The program need not determine the number of characters that were compared.
- 3. When the R₁ and R₃ fields are the same, the operation proceeds in the same way as when two distinct pairs of registers having the same contents are specified, except that the contents of the designated registers are incremented or decremented only by 2 times the number of characters compared, not by 4 times the number of characters compared. In the absence of dynamic modification of the operand area by another CPU or by a channel program, the condition code is finally set to 0 after possible settings to 3. However, it is unpredictable whether access exceptions are recognized for the operand since the operation can be completed without storage being accessed. If storage is not accessed, condition code 3 may or may not be set regardless of the operand length.
- In the access-register mode, access register 0 designates the primary address space regardless of the contents of access register 0.
- 5. If padding with a Unicode space character is required (or any character whose representation is less than or equal to FFF hex), the character may be represented in the displacement field of the instruction, for example:

CLCLU 6,8,X'020'

COMPARE LOGICAL STRING

CLST R1,R2 [RRE]



The first operand is compared with the second operand until unequal bytes are compared, the end of either operand is reached, or a CPU-determined number of bytes have been compared, whichever occurs first. The CPU-determined number is at least 256. The result is indicated in the condition code.

The location of the leftmost byte of the first operand and second operand is designated by the

contents of general registers R_1 and R_2 , respectively.

The handling of the addresses in general registers R_1 and R_2 is dependent on the addressing mode. In the 24-bit addressing mode, the contents of bit positions 40-63 of general registers R_1 and R_2 constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of the registers constitute the address, and the contents of bit positions 0-32 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 constitute the address.

The first and second operands may be of the same or different lengths. The end of an operand is indicated by an ending character in the last byte position of the operand. The ending character to be used to determine the end of an operand is specified in bit positions 56-63 of general register 0. Bit positions 32-55 of general register 0 are reserved for possible future extensions and must contain all zeros; otherwise, a specification exception is recognized.

The operation proceeds left to right, byte by byte, and ends as soon as the ending character is encountered in either or both operands, unequal bytes which do not include an ending character are compared, or a CPU-determined number of bytes have been compared, whichever occurs first. The CPU-determined number is at least 256. When the ending character is encountered simultaneously in both operands, including when it is in the first byte position of the operands, the operands are of the same length and are considered to be equal, and condition code 0 is set. When the ending character is encountered in only one operand, that operand, which is the shorter operand, is considered to be low, and condition code 1 or 2 is set. Condition code 1 is set if the first operand is low, or condition code 2 is set if the second operand is low. Similarly, when unequal bytes which do not include an ending character are compared, condition code 1 is set if the lower byte is in the first operand, or condition code 2 is set if the lower byte is in the second When a CPU-determined number of bytes have been compared, condition code 3 is set.

When condition code 1 or 2 is set, the address of the last byte processed in the first and second operands is placed in general registers R1 and R₂, respectively. That is, when condition code 1 is set, the address of the ending character or first unequal byte in the first operand, whichever was encountered, is placed in general register R1, and the address of the second-operand byte corresponding in position to the first-operand byte is placed in general register R2. When condition code 2 is set, the address of the ending character or first unequal byte in the second operand, whichever was encountered, is placed in general register R2, and the address of the first-operand byte corresponding in position to the secondoperand byte is placed in general register R1. When condition code 3 is set, the address of the next byte to be processed in the first and second operands is placed in general registers R1 and R2, respectively. Whenever an address is placed in a general register, bits 32-39 of the register, in the 24-bit addressing mode, or bit 32, in the 31-bit addressing mode, are set to zeros. Bits 0-31 of the R1 and R2 registers always remain unchanged in the 24-bit or 31-bit mode.

When condition code 0 is set, the contents of general registers R_1 and R_2 remain unchanged.

The amount of processing that results in the setting of condition code 3 is determined by the CPU on the basis of improving system performance, and it may be a different amount each time the instruction is executed.

Access exceptions for the first and second operands are recognized only for that portion of the operand which is necessarily examined in the operation.

Resulting Condition Code:

- 0 Entire operands equal; general registers R₁ and R₂ unchanged
- 1 First operand low; general registers R₁ and R₂ updated with addresses of last bytes processed
- 2 First operand high; general registers R₁ and R₂ updated with addresses of last bytes processed
- 3 CPU-determined number of bytes equal; general registers R₁ and R₂ updated with addresses of next bytes

Program Exceptions:

- Access (fetch, operands 1 and 2)
- Specification

Programming Notes:

- Several examples of the use of the COMPARE LOGICAL STRING instruction are given in Appendix A, "Number Representation and Instruction-Use Examples."
- When condition code 0 is set, no indication is given of the position of either ending character.
- When condition code 3 is set, the program can simply branch back to the instruction to continue the comparison. The program need not determine the number of bytes that were compared.
- 4. R₁ or R₂ may be zero, in which case general register 0 is treated as containing an address and also the ending character.
- In the access-register mode, access register 0 designates the primary address space regardless of the contents of access register 0.

COMPARE UNTIL SUBSTRING EQUAL

[RRE]

B257' ////// R₁ R₂
0 16 24 28 31

R1,R2

CUSE

The first operand is compared with the second operand until equal substrings (sequences of bytes) of a specified length are found, the end of operand longer is reached. CPU-determined number of unequal bytes have been compared, whichever occurs first. The shorter operand is considered to be extended on the right with padding bytes. The CPU-determined number is at least 256. The result is indicated in the condition code.

The R₁ and R₂ fields each designate an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The location of the leftmost byte of the first operand and second operand is specified by the contents of the R1 and R2 general registers, respectively. In the 24-bit or 31-bit addressing mode, the number of bytes in the first-operand and second-operand locations is specified by the 32-bit signed binary integer in bit positions 32-63 of general registers R1 + 1 and R2 + 1, respectively. In the 64-bit addressing mode, the number of bytes is specified by the 64-bit signed binary integer in bit positions 0-63 of those registers. When an operand length is negative, it is treated as zero, and it remains unchanged upon completion of the instruction.

Bits 56-63 of general register 0 specify the unsigned substring length, a value of 0-255, in bytes. Bits 56-63 of general register 1 are the padding byte. Bits 0-55 of general registers 0 and 1 are ignored.

The handling of the addresses in general registers R₁ and R₂ is dependent on the addressing mode. In the 24-bit addressing mode, the contents of bit positions 40-63 of general registers R1 and R2 constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of the registers constitute the address, and the contents of bit position 0 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 constitute the address.

The contents of the registers just described are shown in Figure 7-10 on page 7-56.




Figure 7-10. Register Contents for COMPARE UNTIL SUBSTRING EQUAL

The result is obtained as if the operands were processed from left to right. However, multiple accesses may be made to all or some of the bytes of each operand.

The comparison proceeds left to right, byte by byte, and ends as soon as (1) equal substrings of the specified length are found, (2) the end of the longer operand is reached without finding equal substrings of the specified length, or (3) the last bytes compared are unequal, and a

CPU-determined number of bytes have been compared. The CPU-determined number is at least 256. If the operands are not of the same length, the shorter operand is considered to be extended on the right with the appropriate number of padding bytes.

If the operation ends because equal substrings of the specified length were found, the condition code is set to 0. If the operation ends because the end of the longer operand was reached without finding equal substrings of the specified length, the condition code is set to 1 if equal bytes were the last bytes compared, or it is set to 2 if unequal bytes were the last bytes compared. If the operation ends because unequal bytes were compared when a CPU-determined number of bytes had been compared, the condition code is set to 3.

If the specified substring length is zero, it is considered that equal substrings of the specified length were found, and condition code 0 is set.

If both operands are of zero length but the specified substring length is not zero, it is considered that the end of the longer operand was reached when unequal bytes were the last bytes compared, and condition code 2 is set.

If equal bytes have been compared but then unequal bytes are compared, it is considered that all bytes so far compared are unequal.

At the completion of the operation, the operandlength fields in the $R_1 + 1$ and $R_2 + 1$ registers are decremented by the number of unequal bytes compared (including equal bytes before unequal bytes compared), and the addresses in the R1 and R2 registers are incremented by the same number. However, in the case when a byte of the longer operand is compared against the padding byte, the length field for the shorter operand is not decremented below zero, and the corresponding address is not incremented above the address of the first byte after the shorter operand. In the 24-bit or 31-bit addressing mode, the leftmost bits which are not part of the addresses in bit positions 32-63 of registers R₁ and R₂ are set to zeros, even if the substring length is zero or both operand lengths are initially zero.

Thus, when condition code 0 or 1 is set, the resulting addresses in the R1 and R2 registers

designate the first bytes of equal substrings in the two operands, and the lengths in the $R_1 + 1$ and R₂ + 1 registers have been decremented by the number of bytes preceding the equal substrings, except when the equal substring in the shorter operand begins with the padding byte, in which case the length field for the shorter operand is zero, and the corresponding address field has been incremented by the operand length. When condition code 2 is set, each address field designates the first byte after the corresponding operand, and both length fields are zero. When condition code 3 is set, each address field designates the first byte after the last compared byte of the corresponding operand, and both length fields have been decremented by the number of bytes compared, except that a length field is not decremented below zero.

When the contents of the R1 and R2 fields are the same, the first and second operands may be compared, or the condition code may be set to 0 or 1 without comparing the operands.

In the 24-bit or 31-bit addressing mode, the contents of bit positions 0-31 of general registers R1, $R_1 + 1$, R_2 , and $R_2 + 1$, always remain unchanged.

The substring length and padding byte may be fetched from general registers 0 and 1 multiple times during the execution of the instruction, and the registers designated by R1 and R2 may be updated multiple times. Therefore, if R1 or R2 is zero, the results are unpredictable.

When condition code 3 is set, the general registers used by the instruction have been set so that the remainder of the operands can be processed by simply branching back and reexecuting the instruction.

The amount of processing that results in the setting of condition code 3 is determined by the CPU on the basis of improving system performance, and it may be a different amount each time the instruction is executed.

The execution of the instruction is interruptible when the last bytes compared are unequal; it is not interruptible when the last bytes compared are equal. When an interruption occurs, other than one that causes termination, the contents of the registers designated by the R1 and R2 fields are

updated the same as upon normal completion of the instruction, so that the instruction, when reexecuted, resumes at the point of interruption. The condition code is unpredictable.

Access exceptions for the portion of a storage operand to the right of the last byte processed may or may not be recognized. For operands longer than 4K bytes, access exceptions are not recognized for locations more than 4K bytes beyond the last byte processed.

When the length of an operand is zero, no access exceptions are recognized for that operand. Access exceptions are not recognized for an operand if the R field associated with that operand is odd. Although the operand address and length fields remain unchanged when a zero substring length is specified, the recognition of access exceptions is not necessarily prevented.

Resulting Condition Code:

- 0 Equal substrings of specified length found
- 1 End of longer operand reached when last bytes compared are equal
- 2 End of longer operand reached when last bytes compared are unequal
- 3 Last bytes compared are unequal, and CPU-determined number of bytes compared

Program Exceptions:

- Access (fetch, operands 1 and 2)
- Specification

Programming Notes:

- 1. When the R₁ and R₂ fields are the same, the operation proceeds in the same way as when two distinct pairs of registers having the same contents are specified, and, in the absence of dynamic modification of the operand area by another CPU or by a channel program, condition code 0, 1, or 2 is set (as explained in the next note). However, it is unpredictable whether access exceptions are recognized for the operand since the operation can be completed without storage being accessed.
- 2. If the contents of the R₁ and R₂ fields are the same and the operand length is nonzero, and provided that another CPU or a channel program is not changing an operand, condition code 0 is set if the operand length is equal to or greater than the specified substring length,

or condition code 1 is set if the operand length is less than the specified substring length. Whether or not R_1 equals R_2 , if both operand lengths are zero, condition code 0 is set if the specified substring length is zero, or condition code 2 is set if the specified substring length is nonzero. In all of these cases, the addresses in the R_1 and R_2 registers and the lengths in the $R_1 + 1$ and $R_2 + 1$ registers remain unchanged.

- Special precautions should be taken when COMPARE UNTIL SUBSTRING EQUAL is made the target of EXECUTE. See the programming note concerning interruptible instructions under EXECUTE.
- 4. Other programming notes concerning interruptible instructions are included in "Interruptible Instructions" on page 5-20.
- 5. In the access-register mode, access register 0 designates the primary address space regardless of the contents of access register 0.
- 6. The storage-operand references of COMPARE UNTIL SUBSTRING EQUAL may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)

COMPRESSION CALL

CMPSC R1,R2 [RRE]

'B263' ////// R1 R2

0 16 24 28 31

This definition assumes knowledge of the introductory information and information about dictionary formats in *Enterprise Systems Architecture/390 Data Compression*, SA22-7208-01.

The second operand is compressed or expanded, depending on a specification in general register 0, and the results are placed at the first-operand location. The compressed-data operand normally consists of index symbols corresponding to entries in a dictionary designated by an address in general register 1. This dictionary is a compression dictionary during a compression operation or an expansion dictionary during an expansion operation. During compression when format-1 sibling descriptors are specified in general register 0, an expansion dictionary imme-

diately follows the compression dictionary. During compression when the symbol-translation option is specified in general register 0, the index symbols resulting from compression are translated to interchange symbols by means of a symbol-translation table designated by the address and an offset in general register 1, and it is the interchange symbols that are placed at the first-operand location. The number of bits in a symbol in the compressed-data operand is specified in general register 0. The operation proceeds until the end of either operand is reached or a CPU-determined amount of data has been processed, whichever occurs first. The results are indicated in the condition code.

The R₁ and R₂ fields each designate an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The location of the leftmost byte containing any bit of the first operand and second operand is designated by an address in general registers R1 and R₂, respectively. The number of bytes containing any bits of the first operand and second operand is specified by bits 32-63 of general registers $R_1 + 1$ and $R_2 + 1$, respectively, in the 24-bit or 31-bit addressing mode or by bits 0-63 of the registers in the 64-bit addressing mode. The contents of general registers R1 + 1 and R2 + 1 are treated as 32-bit unsigned binary integers in the 24-bit or 31-bit addressing mode or as 64-bit unsigned binary integers in the 64-bit addressing mode.

The location of the leftmost byte of the compression dictionary during compression, or of the expansion dictionary during expansion, is designated on a 4K-byte boundary by an address in general register 1.

The handling of the addresses in general registers R₁, R₂, and 1 is dependent on the addressing mode. In the 24-bit addressing mode, the contents of bit positions 40-63 of registers R1 and R2 constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of registers R1 and R2 constitute the address, and the contents of bit positions 0-32 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 of registers R₁ and R₂ constitute the address. In the 24-bit addressing

mode, the contents of bit positions 40-51 of register 1, with 12 rightmost zeros appended, constitute the address, and the contents of bit positions 0-39 and 52-63 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-51 of register 1, with 12 rightmost zeros appended, constitute the address, and the contents of bit positions 0-32 and 52-63 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-51 of register 1, with 12 rightmost zeros appended, constitute the address, and the contents of bit positions 52-63 are ignored.

Although the contents of bit positions 52-63 of general register 1 are ignored as just described, those contents are used as follows. The contents of bit positions 61-63 of the register are the compressed-data bit number (CBN). At the beginning of the operation, the CBN designates the leftmost bit within the leftmost byte of the compressed-data operand. The compressed-data operand is the first operand during compression, or it is the second operand during expansion. When the symbol-translation option is specified during compression, the contents of bit positions 52-60 of the register, with seven rightmost zeros appended, are the byte offset from the beginning of the compression dictionary to the leftmost byte of the symbol-translation table. Symbol translation cannot be specified during expansion, and the contents of bit positions 52-60 are ignored during expansion.

The contents of the registers just described and also of general register 0 are shown in Figure 7-11 on page 7-60.

Bit 55 (E) of general register 0 specifies the compression operation if zero or the expansion operation if one.

Bit 47 (ST) of general register 0 is the symboltranslation-option bit. During compression when bit 47 is zero, the operation produces indexes. called index symbols, to compression-dictionary entries that represent character strings, and the operation then places the index symbols in the compressed-data operand. During compression when bit 47 is one, the operation still produces index symbols but then translates the index symbols to other symbols, called interchange symbols, that it then places in the compresseddata operand. This symbol translation is done by using the symbol-translation table specified by the




Figure 7-11 (Part 1 of 2). Register Contents for COMPRESSION CALL

address and offset in general register 1. Bit 47 and the offset in general register 1 are ignored during expansion. During expansion, the compressed-data operand always contains index symbols that designate entries in the expansion dictionary.

Bits 48-51 (CDSS) of general register 0 specify the number of bits in the index symbols or interchange symbols in the compressed-data operand, as shown in the figure. Bits 48-51 must not have any of the values 0000 or 0110-1111 binary; otherwise, a specification exception is recognized. When symbol-translation is not specified, bits




Figure 7-11 (Part 2 of 2). Register Contents for COMPRESSION CALL

48-51 also specify, as shown in the figure, the number of eight-byte entries in each of the compression and expansion dictionaries, and, thus, they specify the size in bytes of each of the dictionaries. When symbol translation is specified, the compression dictionary is considered to extend to the beginning of the symbol-translation table, that is, the size in bytes of the compression dictionary is the offset in bit positions 52-60 of general register 1, with seven rightmost zeros The size in bytes of the symbolappended. translation table is considered to be one fourth that of the compression dictionary. However, the offset in general register 1 must be at least as large as the size of the compression dictionary would be if symbol translation were not specified and the CDSS were one less than it actually is, and, when the CDSS is 0001 binary, the offset must be at least 2K bytes; otherwise, the results are unpredictable. For example, if the CDSS is 0101, the offset must be at least 32K bytes.

Bit 54 (F1) of general register 0 specifies that the compression dictionary contains format-0 sibling descriptors if the bit is zero or format-1 sibling descriptors if the bit is one. Sibling descriptors are used during the compression operation. A format-0 sibling descriptor is eight bytes at an index position in the compression dictionary. A format-1 sibling descriptor is 16 bytes, with the first eight bytes at an index position in the compression dictionary and the second eight bytes at

the same index position in the expansion dictionary. During compression when bit 54 is one, an expansion dictionary is considered to immediately follow the compression dictionary specified by the address in general register 1. Bit 54 is ignored during expansion.

Bits 47 and 54 of general register 0 must not both be ones; otherwise, the results are unpredictable.

The unused bit positions in general register 0 are reserved for possible future extensions and should contain zeros; otherwise, the program may not operate compatibly in the future.

In the access-register mode, the contents of access register R1 are used for accessing the first operand, and the contents of access register R2 are used for accessing the second operand and the dictionaries and the symbol-translation table.

The operation starts at the left end of both operands and proceeds to the right. The operation is ended when the end of either operand is reached or when a CPU-determined amount of data has been processed, whichever occurs first.

During a compression operation, the end of the first operand is considered to be reached when the number of unused bit positions remaining in the first-operand location is not sufficient to contain additional compressed data.

During an expansion operation, the end of the first-operand location is considered to be reached when either of the following two conditions is met:

- 1. The number of unused byte positions remaining in the first-operand location is not sufficient to contain all the characters that would result from expansion of the next index symbol.
- 2. Immediately when the number of unused byte positions is zero, that is, immediately when the expansion of an index symbol completely fills the first-operand location.

During an expansion operation, the end of the second-operand location is considered to be reached when the next index symbol does not reside entirely within the second-operand location. The second-operand location ends at the beginning of the byte designated by the sum of the address in general register R2 and the length in

general register R₂ + 1, regardless of the compressed-data bit number in bit positions 61-63 of general register 1.

If the operation is ended because the end of the second operand is reached, condition code 0 is set. If the operation is ended because the end of the first operand is reached, condition code 1 is set, except that condition code 0 is set if the end of the second operand is also reached. If the operation is ended because a CPU-determined amount of data has been processed, condition code 3 is set.

At the completion of the operation, the length in general register R1 + 1 is decremented by the number of complete bytes stored at the firstoperand location, and the address in general register R₁ is incremented by the same amount. During compression, a complete byte is considered to be stored only if all of its bit positions contain bits of compressed data. During compression when the first bit of compressed data stored is not in bit position 0 of a byte, the bits in the byte to the left of the first bit of compressed data remain unchanged. During compression if the last byte stored does not completely contain compressed data, the bits in the byte to the right of the rightmost bit of compressed data in the byte either are unchanged or are set to zeros.

The length in general register R2 + 1 is decremented by the number of complete bytes processed at the second-operand location, and the address in general register R2 is incremented by the same amount. During expansion, a complete byte is considered to be processed only if all of its bits have been used to produce expanded data.

The leftmost bits which are not part of the address in general registers R1 and R2 may be set to zeros or may remain unchanged. However, in the 24-bit or 31-bit addressing mode, bits 0-31 of these registers and also of general registers $R_1 + 1$ and $R_2 + 1$ always remain unchanged.

The bit number of the bit following the last bit of compressed data processed is placed in bit positions 61-63 of general register 1, and bits 52-60 of the register and the leftmost bits which are not part of the address in the register may be set to zeros or may remain unchanged, except that when one or both of the original length values are so small that no compressed data can be processed, all bits in the register may remain unchanged. However, when bit 47 of general register 0 is one, bits 52-60 of general register 1 always remain unchanged. Also, in the 24-bit or 31-bit addressing mode, bits 0-31 of the register always remain unchanged.

If the operands overlap one another or the first operand overlaps the dictionaries or the symboltranslation table in storage in any way, the results are unpredictable.

When symbol translation is specified, the symboltranslation table consists of two-byte entries, and an entry contains an interchange symbol in the rightmost bit positions of the entry. The length of the interchange symbol is specified by bits 48-51 of general register 0. The left-hand bits that are not part of the interchange symbol in a symboltranslation-table entry must be zeros; otherwise, the results are unpredictable.

To translate an index symbol to an interchange symbol, the index symbol is multiplied by 2 and then added to the address of the beginning of the symbol-translation table to locate an entry in the table, and then the interchange symbol is obtained from the entry.

The execution of the instruction is interruptible. When an interruption occurs, other than one that causes termination, the contents of the registers designated by the R₁ and R₂ fields and of general register 1 are updated the same as upon normal completion of the instruction, so that the instruction, when reexecuted, resumes at the point of interruption. The condition code is unpredictable.

For operands longer than 4K bytes, access exceptions are not recognized for locations more than 4K bytes beyond the current location being processed. Access exceptions may be recognized for all locations in the dictionaries and symboltranslation table if those areas are specified to be used and even if the locations would not be used during the operation. Access exceptions are not recognized for an operand, the dictionaries, or the symbol-translation table if the R field associated with that operand is odd. Also, when the R₁ field is odd, PER storage-alteration events are not recognized, and no change bits are set.

If an access exception is due to be recognized for either of the operands or for a dictionary or the

symbol-translation table, the result is that either the exception is recognized or condition code 3 is set. If condition code 3 is set, the exception will be recognized when the instruction is executed again to continue processing the same operands, assuming that the exception condition still exists.

During compression, regardless of whether the exception is recognized or condition code 3 is set, a nullifying access-exception condition or a suppressing page-protection exception condition is handled so that an index symbol is generated only if it is the one that would result if there were no access-exception condition.

During compression or expansion, regardless of whether the exception is recognized or condition code 3 is set, a nullifying or suppressing accessexception condition may result in data having been stored at the first-operand location at or to the right of the location designated by the final address in general register R1, which result is not true nullification or suppression. The amount of data stored depends on the reason for the accessexception condition. If the condition is due to a reference to a dictionary or the symbol-translation table, up to 4K bytes of data may have been stored at or to the right of the location designated by the final address. If the condition is due to a reference to the first or second operand, part of one index or interchange symbol, during compression, or part of one character symbol, during expansion, may have been stored at or to the right of the location designated by the final address. In all cases, the storing will be repeated when the instruction is executed again to continue processing the same operands.

If the end of the first operand is reached and an access exception is due to be recognized for the second operand, it is unpredictable whether condition code 1 is set or the access exception is recognized.

During expansion when the expansion dictionary is not logically correct, unusual storing may occur as described in the section "Expansion Process" in Chapter 1 of Enterprise Systems Architecture/390 Data Compression, SA22-7208-01. The results of an access exception in this case may not be true nullification or suppression.

Special Conditions

During compression of each character symbol, either the characters in the symbol or the dictionary character entries (not sibling descriptors) representing characters of the symbol are counted, and a data exception is recognized if this count becomes too large. The count can reach at least 260 without the exception being recognized.

During compression, the number of child characters or sibling characters processed during the processing of each parent entry are counted, and a data exception is recognized if this count becomes too large. The count can reach at least 260 without the exception being recognized. That is, a parent must not have more than 260 children; otherwise, a data exception may be recognized.

During expansion of each character symbol, either the characters in the symbol or the dictionary entries representing characters of the symbol are counted, and a data exception is recognized if this count becomes too large. If the characters in the symbol are counted, the count can reach at least 260 without the exception being recognized. If the dictionary entries representing characters of the symbol are counted, the count can reach at least 127 without the exception being recognized.

Certain error conditions in the dictionaries cause a data exception to be recognized and the operation to be terminated. Some of these error conditions are described in the sections "Expansion Process" I and "Results of Dictionary Errors" in Chapter 1 of SA22-7208-01. The others are described in Chapter 2 of SA22-7208-01.

Resulting Condition Code:

- 0 End of second operand reached
- 1 End of first operand reached and end of second operand not reached
- 2 --
- 3 CPU-determined amount of data processed

Program Exceptions:

- Access (fetch, operand 2, dictionaries, and symbol-translation table; store, operand 1)
- Data
- Specification

Programming Notes:

- When condition code 3 is set, the program can simply branch back to the instruction to continue the operation. The program need not determine the amount of data processed.
- 2. During compression when a nullifying access exception is due to be recognized, an index symbol is generated only if it is the one that would result if there were no access-exception condition. The result of this is that compression of the same expanded data by means of one or more executions of the instruction and by using the same dictionary always results in the same compressed data. That is, (1) the best possible matches in the the dictionary are always found for the characters in the second operand, or else the execution is ended by either setting CC3 or recognizing the exception, and (2) the results of compression are repeatable (although possibly by means of a different number of executions of the instruction) and predictable.

For example, if the next characters of the string being compressed are ABC, and dictionary entry A has a child B, which has a child C, the normal operation is to compress ABC as a single index symbol, but if the C of the string is in the first byte of an invalid page (a page-translation exception is due to be recognized), no index symbol is generated. More specifically, an index symbol corresponding to the character symbol AB is not generated because this is not the index symbol that would be generated if the access-exception condition did not exist.

In the above, "best possible match" refers only to the characters in the second operand. In the example above, if the next two characters of the second operand (the string) are AB, and these are the last two characters of the second operand, the best possible match is on AB, even though there could be a match on ABC if the second operand included one more byte containing C.

Expansion is normally always repeatable. An index symbol is always expanded to exactly the character symbol it represents unless an exception that causes termination is recognized.

3. During expansion, if at least one unused byte position remains in the first operand location,

COMPRESSION CALL may completely process the next index symbol in the second operand before it determines that the firstoperand location does not have sufficient unused byte positions to contain the expanded data that would result from the next index If that next index symbol causes encountering of bad dictionary entries, the result can be either a data exception or condition code 1.

COMPRESSION CALL immediately sets condition code 1 when processing of an index symbol exactly fills the first-operand location, except that it sets condition code 0 if the end of the second-operand location also has been reached. Immediately setting condition code 1 has the advantage that data can be compressed using one dictionary and then folimmediately, possibly on boundary, by a different type of data compressed using another dictionary. The compressed data can be successfully expanded if, during the expansion of the data compressed using the first dictionary, the length of the firstoperand location is specified to be exactly the length of the expanded data that will be produced. Condition code 1 will then be set when the first-operand location is full, at which time the specification of the dictionary can be changed in order to expand the remainder of the compressed data using the second dic-If the definition allowed condition code 1 not to be set, it might be attempted to expand the next index symbol, which resulted from use of the second dictionary, by means of the first dictionary, and this might cause recognition of a data exception. For example, the next index symbol, which properly designates a character entry in the second dictionary, might designate the second half of a format-1 sibling descriptor in the first dictionary, and that second half might begin with a character, such as 0 (F0 hex), that would appear to be an invalid partial symbol length in a character entry.


4. A nullifying access-exception condition due to a reference to a dictionary or the symboltranslation table may result in the storing of data at or to the right of the location designated by the final address in general register R₁. This storing and the processing needed to produce the data stored will be repeated when COMPRESSION CALL is executed again to continue processing the same operands. The repeated processing will reduce the performance of the instruction execution, and it should be avoided by ensuring that the environment in which the program is executed is one in which page-translation-exception conditions for the dictionaries and symboltranslation table are infrequent.

- 5. Following is an example of how the compressed-data bit number (CBN) is used and set. In this example:
 - The operation is an expansion operation.
 - The CDSS in general register 0 is 0010 binary. Therefore, there are 1K entries in the expansion dictionary, and the length of an index symbol is 10 bits.
 - The second operand (compressed-data operand) begins at location 6000 hex and has a length of five bytes. The initial CBN Therefore, there are three index symbols to be expanded, and the final CBN will be 5.
 - The compressed data beginning location 6000 hex is 0081FF9FF8 hex. Therefore, the three index symbols are 103, 3FC, and 3FF hex.
 - The first operand (expanded-data operand) begins at location 5000 hex and has a length of 64 bytes. The three index symbols are expanded to a total of 14 bytes of expanded data.

The following figure shows the initial and final contents of general registers R₁, R₁ + 1, R₂, and $R_2 + 1$, the contents of locations 6000-6004 hex in binary, and the way a cursor corresponding to the CBN is advanced during the expansion operation.

Register	Initial Contents in Hex	Final Contents in Hex
R1	5000	500E
R1+1	40	32
R2	6000	6004
R2+1	5	1

Contents of Locations 6000-6004 Hex in Binary



- 6. The reason for allowing a parent to have no more than 260 children is as follows. The parent can contain five identical child characters. Then, 255 different sibling characters are possible -- all of these must be different from the child characters and each other, or else they may be wasted (never matched against), depending on the implementation. Thus, every possible child is permitted.
- 7. Symbol translation is for use by VTAM. VTAM will begin by doing compression by means of software and an adaptive dictionary. When the adaptive dictionary has matured such that the degree of compression becomes sufficiently good (crosses some threshold), VTAM will "freeze" (stop adapting) its dictionary, inform the other end of the session to freeze also, transform its adaptive dictionary to the dictionary form used by COM-PRESSION CALL, and then use COM-PRESSION CALL to continue on with the compression. The other end of the session can continue to use its frozen adaptive dictionary.

Following is clarification about the STT offset. Assume VTAM uses a 4K-entry adaptive dictionary, which is the largest size VTAM uses. All of the entries in this dictionary correspond to character symbols because there are no

sibling descriptors in the VTAM dictionary. The VTAM dictionary cannot map one-to-one COMPRESSION CALL dictionary because the latter requires that some of the entries be sibling descriptors. Therefore. VTAM must have an 8K-entry dictionary for use in the basic compression operation. Only the first hundred or so entries in the second 4K of the 8K need to be used, and these entries compensate for (take the place of) the entries in the first 4K that must be sibling descriptors. The STT can and should, to save space, begin immediately after those hundred or so entries in the second 4K. example, the index symbols will be 13 bits but will be transformed to 12-bit interchange symbols.

- 8. A program may place the dictionaries in pages that are managed by means of chaining fields at their beginnings. In this case, either the parts of a dictionary have to be moved to be compacted into contiguous locations or there have to be holes in the dictionaries. The definition of COMPRESSION CALL contains nothing explicitly to support holes. However, assuming there is at least one character that never appears in the expanded data, that character can be used as a child character in a sibling descriptor to specify a child or children that will never be referenced, thus creating a hole.
- 9. The references to the operands, dictionaries, and symbol-translation table for COM-PRESSION CALL may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)
- 10. Figure 7-12 on page 7-67 and Figure 7-13 on page 7-69 show possible forms (not the only possible forms) of the compression and expansion processes. The figures do not show testing for or the results of dictionary errors.




Figure 7-12 (Part 1 of 2). Compression Process




Figure 7-12 (Part 2 of 2). Compression Process





Figure 7-13. Expansion Process

CONVERT TO BINARY



The second operand is changed from decimal to binary, and the result is placed at the first-operand location.

For CONVERT TO BINARY (CVB), the second operand occupies eight bytes in storage, and, for CONVERT TO BINARY (CVBG), the second operand occupies sixteen bytes in storage. The second operand has the format of packed decimal data, as described in Chapter 8, "Decimal Instructions." It is checked for valid sign and digit codes, and a decimal-operand data exception is recognized when an invalid code is detected.

For CONVERT TO BINARY (CVB), the result of the conversion is a 32-bit signed binary integer, which is placed in bit positions 32-63 of general register R₁. Bits 0-31 of the register remain unchanged. The maximum positive number that can be converted and still be contained in 32 bit positions is 2,147,483,647; the maximum negative number (the negative number with the greatest absolute value) that can be converted is -2,147,483,648. For any decimal number outside this range, the operation is completed by placing the 32 rightmost bits of the binary result in the register, and a fixed-point-divide exception is recognized.

For CONVERT TO BINARY (CVBG), the result of the conversion is a 64-bit signed binary integer, which is placed in bit positions 0-63 of general register R₁. The maximum positive number that can be converted and still be contained in a 64-bit 9,223,372,036,854,775,807; maximum negative number (the negative number with the greatest absolute value) that can be converted is -9,223,372,036,854,775,808. For any decimal number outside this range, a fixed-pointdivide exception is recognized, and the operation is suppressed.

Condition Code: The code remains unchanged.


Program Exceptions:

- Access (fetch, operand 2)
- Data
- Fixed-point divide

Programming Notes:

- 1. An example of the use of the CONVERT TO BINARY instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. When the second operand is negative, the result is in two's-complement notation.
- 3. The storage-operand references for CONVERT TO BINARY may be multipleaccess references. (See "Storage-Operand Consistency" on page 5-86.)

CONVERT TO DECIMAL



The first operand is changed from binary to decimal, and the result is stored at the secondoperand location.

For CONVERT TO DECIMAL (CVD), the first operand is treated as a 32-bit signed binary integer, and the result occupies eight bytes in storage. For CONVERT TO DECIMAL (CVDG), the first operand is treated as a 64-bit signed binary integer, and the result occupies sixteen bytes in storage.

The result is in the format for packed decimal data, as described in Chapter 8, "Decimal Instructions." The rightmost four bits of the result represent the sign. A positive sign is encoded as 1100; a negative sign is encoded as 1101.

Condition Code: The code remains unchanged.

Program Exceptions:


• Access (store, operand 2)

Programming Notes:

- 1. An example of the use of the CONVERT TO DECIMAL instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. For CVD, the number to be converted is a 32-bit signed binary integer obtained from a general register. Since 15 decimal digits are available for the result, and the decimal equivalent of 31 bits requires at most 10 decimal digits, an overflow cannot occur. Similarly, for CVDG, 31 decimal digits are available, the decimal equivalent of 63 bits is at most 19 digits, and an overflow cannot occur.
- 3. The storage-operand references for CONVERT TO DECIMAL may be multipleaccess references. (See "Storage-Operand Consistency" on page 5-86.)

CONVERT UNICODE TO UTF-8

CUUTE R1,R2 [RRE]



The two-byte Unicode characters of the second operand are converted to UTF-8 characters and placed at the first-operand location. The UTF-8 characters are one, two, three, or four bytes, depending on the Unicode characters that are converted. The operation proceeds until the end of the first or second operand is reached or a CPU-determined number of characters have been converted, whichever occurs first. The result is indicated in the condition code.

The R₁ and R₂ fields each designate an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The location of the leftmost byte of the first operand and the second operand is designated by

the contents of general registers R₁ and R₂, respectively. In the 24-bit or 31-bit addressing mode, the number of bytes in the first-operand and second-operand locations is specified by the contents of bit positions 32-63 of general registers R₁ + 1 and R₂ + 1, respectively, and those contents are treated as 32-bit unsigned binary integers. In the 64-bit addressing mode, the number of bytes in the first-operand and second-operand locations is specified by the entire contents of general registers R₁ + 1 and R₂ + 1, respectively, and those contents are treated as 64-bit unsigned binary integers.

The handling of the addresses in general registers R₁ and R₂ is dependent on the addressing mode.

In the 24-bit addressing mode, the contents of bit positions 40-63 of general registers R1 and R2 constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of the registers constitute the address, and the contents of bit positions 0-32 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 constitute the address.

The contents of the registers just described are shown in Figure 7-14 on page 7-72.

The characters of the second operand are selected one by one for conversion, proceeding left to right. The bytes resulting from a conversion are placed at the first-operand location, proceeding left to right. The operation proceeds until the first-operand or second-operand location is exhausted or a CPU-determined number of second-operand characters have been converted.

To show the method of converting a Unicode character to a UTF-8 character, the bits of a Unicode character are identified by letters as follows:

Unicode Character 111111 Bit Numbers 01234567 89012345

Identifying Bit Letters abcdefgh ijklmnop

In the case of a Unicode surrogate pair, which is a character pair consisting of a character called a high surrogate followed by a character called a low surrogate, the bits are identified by letters as follows:




Figure 7-14. Register Contents for CONVERT UNICODE TO UTF-8

Unicode High Surrogate Bit Numbers Identifying Bit Letters	111111 01234567 89012345	Any Unicode character in the range 0000 to 007F hex is converted to a one-byte UTF-8 character as follows:
identifying bit Letters	Tiorioab cuerging	Unicode 00000000 0jklmnop Character
Unicode Low Surrogate Bit Numbers	11112222 22222233 67890123 45678901	UTF-8 0jklmnop Character
Identifying Rit Letters	110111kl mnongrst	character

Any Unicode character in the range 0080 to 07FF hex is converted to a two-byte UTF-8 character as follows:

Unicode 00000fgh ijklmnop Character

UTF-8 110fghij 10klmnop Character

Any Unicode character in the range 0800 to D7FF and DC00 to FFFF hex is converted to a threebyte UTF-8 character as follows:

Unicode abcdefgh ijklmnop Character

UTF-8 1110abcd 10efghij 10klmnop Character

Any Unicode surrogate pair starting with a high surrogate in the range D800 to DBFF hex is converted to a four-byte UTF-8 character as follows:

Unicode 110110ab cdefghij 110111kl mnopqrst Characters

UTF-8 11110uvw 10xyefgh 10ijklmn 10opqrst Character

where uvwxy = abcd + 1

The first six bits of the second Unicode character are ignored.

The second-operand location is considered exhausted when it does not contain at least two remaining bytes or at least four remaining bytes when the first two bytes are a Unicode high surro-The first-operand location is considered exhausted when it does not contain at least the one, two, three, or four remaining bytes required to contain the UTF-8 character resulting from the conversion of the next second-operand character or surrogate pair.

When the second-operand location is exhausted, condition code 0 is set. When the first-operand location is exhausted, condition code 1 is set, except that condition code 0 is set if the secondoperand location also is exhausted. When a CPU-determined number of characters have been converted, condition code 3 is set.

When the operation is completed, the contents of general register R₂ + 1 are decremented by the number of bytes converted, and the contents of general register R2 are incremented by the same number. Also, the contents of general register R₁ + 1 are decremented by the number of bytes placed at the first-operand location, and the contents of general register R1 are incremented by the same number. When general registers R₁ and R2 are updated in the 24-bit or 31-bit addressing mode, bits 32-39 of them, in the 24-bit mode, or bit 32, in the 31-bit mode, may be set to zeros or may remain unchanged.

In the 24-bit or 31-bit addressing mode, the contents of bit positions 0-31 of general registers R1, $R_1 + 1$, R_3 , and $R_3 + 1$, always remain unchanged.

When condition code 3 is set, the registers have been updated so that the instruction, when reexecuted, resumes at the next byte locations to be processed.

The amount of processing that results in the setting of condition code 3 is determined by the CPU on the basis of improving system performance, and it may be a different amount each time the instruction is executed.

When the R₁ register is the same register as the R₂ register, the results are unpredictable.

When the second operand overlaps the first operand, the results are unpredictable.

Access exceptions for the portions of the operands to the right of the last byte processed may or may not be recognized. For an operand longer than 4K bytes, access exceptions are not recognized for locations more than 4K bytes beyond the last byte processed.

When the length of an operand is zero, no access exceptions are recognized for that operand. Access exceptions are not recognized for an operand if the R field associated with that operand is odd.

Resulting Condition Code:

- Entire second operand processed
- End of first operand reached 1
- 2
- CPU-determined number of characters converted

Program Exceptions:


- Access (fetch, operand 2; store, operand 1)
- Specification

Programming Notes:

- 1. When condition code 3 is set, the program can simply branch back to the instruction to continue the conversion. The program need not determine the number of first-operand or second-operand bytes that were processed.
- 2. The storage-operand references of CONVERT UNICODE TO UTF-8 may be multiple-access "Storage-Operand references. (See Consistency" on page 5-86.)

CONVERT UTF-8 TO UNICODE

CUTFU [RRE] R1,R2



The one-, two-, three-, or four-byte UTF-8 characters of the second operand are converted to twobyte Unicode characters and placed at the first-operand location. The operation proceeds until the end of the first or second operand is reached, a CPU-determined number of characters have been converted, or an invalid UTF-8 character is encountered, whichever occurs first. The result is indicated in the condition code.

The R₁ and R₂ fields each designate an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The location of the leftmost byte of the first operand and the second operand is designated by the contents of general registers R₁ and R₂, respectively. In the 24-bit or 31-bit addressing mode, the number of bytes in the first-operand and second-operand locations is specified by the contents of bit positions 32-63 of general registers $R_1 + 1$ and $R_2 + 1$, respectively, and those contents are treated as 32-bit unsigned binary integers. In the 64-bit addressing mode, the number of bytes in the first-operand and second-operand locations is specified by the entire contents of general registers R₁ + 1 and R₂ + 1, respectively, and those contents are treated as 64-bit unsigned binary integers.

The handling of the addresses in general registers R₁ and R₂ is dependent on the addressing mode.

In the 24-bit addressing mode, the contents of bit positions 40-63 of general registers R1 and R2 constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of the registers constitute the address, and the contents of bit positions 0-32 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 constitute the address.

The contents of the registers just described are shown in Figure 7-15 on page 7-75.

The characters of the second operand are selected one by one for conversion, proceeding left to right. The bytes resulting from a conversion are placed at the first-operand location, proceeding left to right. The operation proceeds until the first-operand or second-operand location is exhausted, a CPU-determined number of secondoperand characters have been converted, or an invalid UTF-8 character is encountered in the second operand.

To show the method of converting a UTF-8 character to a Unicode character, the bits of a Unicode character are identified by letters as follows:

Unicode Character 111111 Bit Numbers 01234567 89012345

Identifying Bit Letters abcdefgh ijklmnop

In the case of a Unicode surrogate pair, which is a character pair consisting of a character called a high surrogate followed by a character called a low surrogate, the bits are identified by letters as follows:

Unicode High Surrogate 111111 Bit Numbers 01234567 89012345

Identifying Bit Letters 110110ab cdefghij

11112222 2222233 Unicode Low Surrogate Bit Numbers 67890123 45678901

Identifying Bit Letters 110111kl mnopqrst

When the contents of the first byte of a UTF-8 character are in the range 00 to 7F hex, the character is a one-byte character, and it is converted to a two-byte Unicode character as follows:




Figure 7-15. Register Contents for CONVERT UTF-8 TO UNICODE

UTF-8 Ojklmnop Character

Unicode Character

Unicode Character

Unicode Character

Unicode Character

Unicode Character

Unicode Character

Unicode Character

When the contents of the first byte of a UTF-8 character are in the range C0 to DF hex, the character is a two-byte character, and it is converted to a two-byte Unicode character as follows:

The first two bits in the second byte of the UTF-8 character are ignored.

When the contents of the first byte of a UTF-8 character are in the range E0 to EF hex, the character is a three-byte character, and it is converted to a two-byte Unicode character as follows:

UTF-8 1110abcd 10efghij 10klmnop Character

abcdefgh ijklmnop Unicode Character

The first two bits in the second and third bytes of the UTF-8 character are ignored.

When the contents of the first byte of a UTF-8 character are in the range F0 to F7 hex, the character is a four-byte character, and it is converted to two two-byte Unicode characters (a surrogate pair) as follows:

UTF-8 11110uvw 10xyefgh 10ijklmn 10opqrst Character

Unicode 110110ab cdefghij 110111kl mnopgrst Characters

where zabcd = uvwxy - 1

The first two bits in the second, third, and fourth bytes of the UTF-8 character are ignored. The high order bit (z) produced by the subtract operation should be zero but is ignored.

The second-operand location is considered exhausted when it does not contain at least one remaining byte or when it does not contain at least the two, three, or four remaining bytes required to contain the two-, three-, or four-byte UTF-8 character indicated by the contents of the first remaining byte. The first-operand location is considered exhausted when it does not contain at least two remaining bytes or at least four remaining bytes in the case when a four byte UTF-8 character is to be converted.

When the second-operand location is exhausted, condition code 0 is set. When the first-operand location is exhausted, condition code 1 is set. except that condition code 0 is set if the secondoperand location also is exhausted. CPU-determined number of characters have been processed, condition code 3 is set.

When the contents of the first byte of the next UTF-8 character are in the range 80 to BF hex or F8 to FF hex, the character is invalid, and condition code 2 is set.

When the conditions for setting condition codes 1 and 2 are both met, condition code 2 is set.

When the operation is completed, the contents of general register R2 + 1 are decremented by the

number of bytes converted, and the contents of general register R2 are incremented by the same number. Also, the contents of general register R₁ + 1 are decremented by the number of bytes placed at the first-operand location, and the contents of general register R1 are incremented by the same number. When general registers R₁ and R2 are updated in the 24-bit or 31-bit addressing mode, bits 32-39 of them, in the 24-bit mode, or bit 32, in the 31-bit mode, may be set to zeros or may remain unchanged.

In the 24-bit or 31-bit addressing mode, the contents of bit positions 0-31 of general registers R₁, $R_1 + 1$, R_2 , and $R_2 + 1$, always remain unchanged.

When condition code 3 is set, the registers have been updated so that the instruction, when reexecuted, resumes at the next byte locations to be processed.

When condition code 2 is set, general register R2 contains the address of the invalid UTF-8 character.

The amount of processing that results in the setting of condition code 3 is determined by the CPU on the basis of improving system performance, and it may be a different amount each time the instruction is executed.

When the R1 register is the same register as the R₂ register, the results are unpredictable.

When the second operand overlaps the first operand, the results are unpredictable.

Access exceptions for the portions of the operands to the right of the last byte processed may or may not be recognized. For an operand longer than 4K bytes, access exceptions are not recognized for locations more than 4K bytes beyond the last byte processed.

When the length of an operand is zero, no access exceptions are recognized for that operand. Access exceptions are not recognized for an operand if the R field associated with that operand is odd.

Resulting Condition Code:

- 0 Entire second operand processed
- End of first operand reached

3 CPU-determined number of characters processed

Program Exceptions:


- Access (fetch, operand 2; store, operand 1)
- Specification

Programming Notes:

- When condition code 3 is set, the program can simply branch back to the instruction to continue the conversion. The program need not determine the number of first-operand or second-operand bytes that were processed.
- Bits 0 and 1 of the continuation bytes of multiple-byte UTF-8 characters are not checked in order to improve the performance of the conversion. Therefore, invalid continuation bytes are not detected.
- 3. The storage-operand references of CONVERT UTF-8 TO UNICODE may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)

COPY ACCESS

CPYA R₁,R₂ [RRE]




The contents of access register R_2 are placed in access register R_1 .

Condition Code: The code remains unchanged.

Program Exceptions: None.

DIVIDE

DR R1, R2 [RR]



 $D R_1,D_2(X_2,B_2) [RX]$

	'5D'	R1	Х2	B2	D2	
0		8	12 :	16 2	20	31

The 64-bit first operand (the dividend) is divided by the 32-bit second operand (the divisor), and the 32-bit remainder and quotient are placed at the first-operand location.

The R₁ field designates an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The dividend is treated as a 64-bit signed binary integer. The leftmost 32 bits of the dividend are in bit positions 32-63 of general register R_1 , and the rightmost 32 bits are in bit positions 32-63 of general register $R_1 + 1$.

The divisor, remainder, and quotient are treated as 32-bit signed binary integers. For DIVIDE (DR), the divisor is in bit positions 32-63 of general register R_2 . The remainder is placed in bit positions 32-63 of general register R_1 , and the quotient is placed in bit positions 32-63 of general register R_1 + 1. Bits 0-31 of the registers remain unchanged.

The sign of the quotient is determined by the rules of algebra, and the remainder has the same sign as the dividend, except that a zero quotient or a zero remainder is always positive.


When the divisor is zero, or when the magnitudes of the dividend and divisor are such that the quotient cannot be expressed by a 32-bit signed binary integer, a fixed-point-divide exception is recognized. This includes the case of division of zero by zero.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2 of D only)
- Fixed-point divide
- Specification

DIVIDE LOGICAL



The 64-bit or 128-bit first operand (the dividend) is divided by the 32-bit or 64-bit second operand (the divisor), and the 32-bit or 64-bit remainder and quotient are placed at the first-operand location.

The R₁ field designates an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

For DIVIDE LOGICAL (DLR, DL), the dividend is treated as a 64-bit unsigned binary integer. The leftmost 32 bits of the dividend are in bit positions 32-63 of general register R_1 , and the rightmost 32 bits are in bit positions 32-63 of general register $R_1 + 1$.

The divisor, remainder, and quotient are treated as 32-bit unsigned binary integers. For DIVIDE LOGICAL (DLR), the divisor is in bit positions 32-63 of general register R_2 . The remainder is placed in bit positions 32-63 of general register R_1 , and the quotient is placed in bit positions 32-63 of general register R_1 + 1. Bits 0-31 of the registers remain unchanged.

For DIVIDE LOGICAL (DLGR, DLG), the dividend is treated as a 128-bit unsigned binary integer. The leftmost 64 bits of the dividend are in general register R_1 , and the rightmost 64 bits are in general register $R_1 + 1$. The divisor, remainder, and quotient are treated as 64-bit unsigned binary integers. The remainder is placed in general register R_1 , and the quotient is placed in general register $R_1 + 1$.


When the divisor is zero, or when the magnitudes of the dividend and divisor are such that the quotient cannot be expressed as a 32-bit unsigned binary integer for DIVIDE LOGICAL (DLR, DL), or a 64-bit unsigned binary integer for DIVIDE LOGICAL (DLGR, DLG), a fixed-point-divide exception is recognized. This includes the case of division of zero by zero.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2 of DL or DLG only)
- Fixed-point divide
- Specification

DIVIDE SINGLE



The 64-bit contents of general register $R_1 + 1$ (the dividend) are divided by the 64-bit or 32-bit second operand (the divisor), the 64-bit remainder is placed in general register R_1 , and the 64-bit quotient is placed in general register $R_1 + 1$.

The R₁ field designates an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The dividend, quotient, and remainder are treated as 64-bit signed binary integers. For DIVIDE SINGLE (DSGR, DSG), the divisor is treated as a 64-bit signed binary integer. For DIVIDE SINGLE (DSGFR, DSGF), the divisor is treated as a 32-bit signed binary integer. For DSGFR, the divisor is in bit positions 32-63 of general register R₂.

The sign of the quotient is determined by the rules of algebra, and the remainder has the same sign as the dividend, except that a zero quotient or a zero remainder is always positive.

When the divisor is zero, or when the magnitudes of the dividend and divisor are such that the quotient cannot be expressed by a 64-bit signed binary integer, a fixed-point-divide exception is recognized. This includes the case of division of zero by zero.

Condition Code: The code remains unchanged.


Program Exceptions:


- Access (fetch, operand 2 of DSG and DSGF only)
- · Fixed-point divide
- Specification

XR


EXCLUSIVE OR

R1,R2





[RR]



The EXCLUSIVE OR of the first and second operands is placed at the first-operand location.

The connective EXCLUSIVE OR is applied to the operands bit by bit. The contents of a bit position in the result are set to one if the bits in the corresponding bit positions in the two operands are unlike; otherwise, the result bit is set to zero.

For EXCLUSIVE OR (XC), each operand is processed left to right. When the operands overlap, the result is obtained as if the operands were processed one byte at a time and each result byte were stored immediately after fetching the necessary operand bytes.

For EXCLUSIVE OR (XI), the first operand is one byte in length, and only one byte is stored.

For EXCLUSIVE OR (XR, X), the operands are 32 bits, and for EXCLUSIVE OR (XGR, XG), they are 64 bits.

Resulting Condition Code:

- 0 Result zero
- 1 Result not zero
- 2 --
- 3 --

Program Exceptions:


 Access (fetch, operand 2, X, XG, and XC; fetch and store, operand 1, XI and XC)

Programming Notes:

- An example of the use of the EXCLUSIVE OR instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- EXCLUSIVE OR may be used to invert a bit, an operation particularly useful in testing and setting programmed binary switches.
- A field EXCLUSIVE-ORed with itself becomes all zeros.
- 4. For EXCLUSIVE OR (XR or XGR), the sequence A EXCLUSIVE-OR B, B EXCLUSIVE-OR A, A EXCLUSIVE-OR B results in the exchange of the contents of A and B without the use of an additional general register.
- 5. Accesses to the first operand of EXCLUSIVE OR (XI) and EXCLUSIVE OR (XC) consist in fetching a first-operand byte from storage and subsequently storing the updated value. These fetch and store accesses to a particular byte do not necessarily occur one immediately after the other. Thus, EXCLUSIVE OR cannot be safely used to update a location in storage if the possibility exists that another CPU or a channel program may also be updating the location. An example of this effect is shown for OR (OI) in "Multiprogramming and Multiprocessing Examples" in Appendix A, "Number Representation and Instruction-Use Examples."

EXECUTE

EX $R_1,D_2(X_2,B_2)$ [RX]



The single instruction at the second-operand address is modified by the contents of general register $R_{\rm 1}$, and the resulting instruction, called the target instruction, is executed.

When the R_1 field is not zero, bits 8-15 of the instruction designated by the second-operand address are ORed with bits 56-63 of general register R_1 . The ORing does not change either the contents of general register R_1 or the instruction in storage, and it is effective only for the interpretation of the instruction to be executed. When the R_1 field is zero, no ORing takes place.

The target instruction may be two, four, or six bytes in length. The execution and exception handling of the target instruction are exactly as if the target instruction were obtained in normal sequential operation, except for the instruction address and the instruction-length code.

The instruction address in the current PSW is increased by the length of EXECUTE. This updated address and the instruction-length code of EXECUTE are used, for example, as part of the link information when the target instruction is BRANCH AND LINK. When the target instruction is a successful branching instruction, the instruction address in the current PSW is replaced by the branch address specified by the target instruction.

When the target instruction is in turn EXECUTE, an execute exception is recognized.

The effective address of EXECUTE must be even; otherwise, a specification exception is recognized. When the target instruction is two or three halfwords in length but can be executed without fetching its second or third halfword, it is unpredictable whether access exceptions are recognized for the unused halfwords. Access exceptions are not recognized for the second-operand address when the address is odd.

The second-operand address of EXECUTE is an instruction address rather than a logical address; thus, the target instruction is fetched from the primary address space when in the primary-space, secondary-space, or access-register mode.

Condition Code: The code may be set by the target instruction.

Program Exceptions:


- Access (fetch, target instruction)
- Execute
- Specification

Programming Notes:

- An example of the use of the EXECUTE instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- The ORing of eight bits from the general register with the designated instruction permits
 the indirect specification of the length, index,
 mask, immediate-data, register, or extendedop-code field.
- The fetching of the target instruction is considered to be an instruction fetch for purposes of program-event recording and for purposes of reporting access exceptions.
- An access or specification exception may be caused by EXECUTE or by the target instruction.
- 5. When an interruptible instruction is made the target of EXECUTE, the program normally should not designate any register updated by the interruptible instruction as the R₁, X₂, or B₂ register for EXECUTE. Otherwise, on resumption of execution after an interruption, or if the instruction is refetched without an interruption, the updated values of these registers will be used in the execution of Similarly, the program should EXECUTE. normally not let the destination field in storage of an interruptible instruction include the location of EXECUTE, since the new contents of the location may be interpreted when resuming execution.

EXTRACT ACCESS

EAR R1,R2 [RRE]




The contents of access register R_2 are placed in bit positions 32-63 of general register R_1 . Bits 0-31 of general register R_1 remain unchanged.

Condition Code: The code remains unchanged.

Program Exceptions: None.


EXTRACT PSW

EPSW R1,R2 [RRE]



Bits 0-31 of the current PSW are placed in bit positions 32-63 of the first operand, and bits 0-31 of the operand remain unchanged. Subsequently, bits 32-63 of the current PSW are placed in bit positions 32-63 of the second operand, and bits 0-31 of the operand remain unchanged. The action associated with the second operand is not performed if R₂ is zero.

Bits 0-63 of the PSW have the following format:



Condition Code: The code remains unchanged.

Program Exceptions: None.

INSERT CHARACTER

IC $R_1,D_2(X_2,B_2)$ [RX]




The byte at the second-operand location is inserted into bit positions 56-63 of general register R_1 . The remaining bits in the register remain unchanged.

Condition Code: The code remains unchanged.

Program Exceptions:

• Access (fetch, operand 2)

INSERT CHARACTERS UNDER MASK



Bytes from contiguous locations beginning at the second-operand address are inserted into general register R1 under control of a mask.

The contents of the M₃ field are used as a mask. These four bits, left to right, correspond one for one with four bytes, left to right, of general register R1. For INSERT CHARACTERS UNDER MASK (ICM), the four bytes to which the mask bits correspond are in bit positions 32-63 of general register R1. For INSERT CHARACTERS UNDER MASK (ICMH), the four bytes are in the high-order half. bit positions 0-31, of the register. The byte positions corresponding to ones in the mask are filled, left to right, with bytes from successive storage locations beginning at the second-operand address. When the mask is not zero, the length of the second operand is equal to the number of ones in the mask. The bytes in the general register corresponding to zeros in the mask remain unchanged. For ICM, bits 0-31 of the register remain unchanged, and, for ICMH, bits 32-63 remain unchanged.

The resulting condition code is based on the mask and on the value of the bits inserted. When the mask is zero or when all inserted bits are zeros. the condition code is set to 0. When the inserted bits are not all zeros, the code is set according to the leftmost bit of the storage operand: if this bit is one, the code is set to 1; if this bit is zero, the code is set to 2.

When the mask is not zero, exceptions associated with storage-operand access are recognized only for the number of bytes specified by the mask.

When the mask is zero, access exceptions are recognized for one byte at the second-operand address.

Resulting Condition Code:

- All inserted bits zeros, or mask bits all zeros
- Leftmost inserted bit one 1
- Leftmost inserted bit zero, and not all inserted 2 bits zeros
- 3

Program Exceptions:


· Access (fetch, operand 2)

Programming Notes:

- 1. Examples of the use of the INSERT CHAR-ACTERS UNDER MASK instruction are given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. The condition code for INSERT CHARAC-TERS UNDER MASK (ICM only) is defined such that, when the mask is 1111, the instruction causes the same condition code to be set as for LOAD AND TEST (LTR only) Thus, the instruction may be used as a storage-toregister load-and-test operation.
- 3. INSERT CHARACTERS UNDER MASK (ICM) with a mask of 1111 or 0001 performs a function similar to that of a LOAD (L) or INSERT CHARACTER (IC) instruction, respectively, with the exception of the condition-code setting. However, the performance of INSERT CHARACTERS UNDER MASK may be slower.

INSERT IMMEDIATE

IIHH	R1,I2	[RI]		
'A5'	R1 '0'		Ι2	
0	8 12	16		31
IIHL	R1,I2	[RI]		
'A5'	R1 '1'		Ι2	
0	8 12	16		31



The second operand is placed in bit positions of the first operand. The remainder of the first operand remains unchanged.

For each instruction, the bit positions of the first operand that are loaded with the second operand are as follows:

	Bit Posi- tions
Instruction	Loaded
IIHH	0-15
IIHL	16-31
IILH	32-47
IILL	48-63

Condition Code: The code remains unchanged.


[RRE]

Program Exceptions: None.

IPM

Rı

INSERT PROGRAM MASK




The condition code and program mask from the current PSW are inserted into bit positions 34 and 35 and 36-39, respectively, of general register R₁. Bits 32 and 33 of the register are set to zeros; bits 0-31 and 40-63 are left unchanged.

Condition Code: The code remains unchanged.

Program Exceptions: None.

LOAD



The second operand is placed unchanged at the first-operand location, except that, for LOAD (LGFR, LGF), it is sign extended.

For LOAD (LR, L), the operands are 32 bits, and, for LOAD (LGR, LG), the operands are 64 bits. For LOAD (LGFR, LGF), the second operand is treated as a 32-bit signed binary integer, and the first operand is treated as a 64-bit signed binary integer.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (fetch, operand 2 of L, LG, and LGF only)

Programming Note: An example of the use of the LOAD instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."

LOAD ACCESS MULTIPLE

LAM R1, R3, D2 (B2) [RS]



The set of access registers starting with access register R_1 and ending with access register R_3 is loaded from the locations designated by the second-operand address.

The storage area from which the contents of the access registers are obtained starts at the location designated by the second-operand address and continues through as many storage words as the number of access registers specified. The access registers are loaded in ascending order of their register numbers, starting with access register R₁ and continuing up to and including access register R₃, with access register 0 following access register 15.

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.


Condition Code: The code remains unchanged.

Program Exceptions:

- · Access (fetch, operand 2)
- Specification

LOAD ADDRESS

LA $R_1, D_2(X_2, B_2)$ [RX]



The address specified by the X_2 , B_2 , and D_2 fields is placed in general register R_1 . The address computation follows the rules for address arithmetic.

In the 24-bit addressing mode, the address is placed in bit positions 40-63, bits 32-39 are set to zeros, and bits 0-31 remain unchanged. In the 31-bit addressing mode, the address is placed in bit positions 33-63, bit 32 is set to zero, and bits 0-31 remain unchanged. In the 64-bit addressing mode, the address is placed in bit positions 0-63.

No storage references for operands take place, and the address is not inspected for access exceptions.

Condition Code: The code remains unchanged.


Program Exceptions: None.

Programming Notes:

- An example of the use of the LOAD ADDRESS instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. LOAD ADDRESS may be used to increment the rightmost bits of a general register, other than register 0, by the contents of the D₂ field of the instruction. The register to be incremented should be designated by R₁ and by either X₂ (with B₂ set to zero) or B₂ (with X₂ set to zero). The instruction updates 24 bits in the 24-bit addressing mode, 31 bits in the 31-bit addressing mode, and 64 bits in the 64-bit addressing mode.

LOAD ADDRESS EXTENDED

LAE $R_1,D_2(X_2,B_2)$ [RX]



The address specified by the X_2 , B_2 , and D_2 fields is placed in general register R_1 . Access register R_1 is loaded with a value that depends on the current value of the address-space-control bits, bits 16 and 17 of the PSW. If the address-space-control bits are 01 binary, the value placed in the

access register also depends on whether the B2 field is zero or nonzero.

The address computation follows the rules for In the 24-bit addressing address arithmetic. mode, the address is placed in bit positions 40-63 of general register R₁, bits 32-39 are set to zeros, and bits 0-31 remain unchanged. In the 31-bit addressing mode, the address is placed in bit positions 33-63, bit 32 is set to zero, and bits 0-31 remain unchanged. In the 64-bit addressing mode, the address is placed in bit positions 0-63.

The value placed in access register R₁ is as shown in the following table:

PSW Bits 16 and 17 Value Placed in Access Register R1 00 00000000 hex (zeros in bit positions 0-31) 10 00000001 hex (zeros in bit positions 0-30 and one in bit position 31) 01 If B2 field is zero: 00000000 hex (zeros in bit positions 0-31) If B2 field is nonzero: Contents of access register B2 11 00000002 hex (zeros in bit positions 0-29 and 31, and one in bit position 30)

However, when PSW bits 16 and 17 are 01 binary and the B2 field is nonzero, bit positions 0-6 of access register B2 must contain all zeros; otherwise, the results in general register R1 and access register R1 are unpredictable.

No storage references for operands take place, and the address is not inspected for access exceptions.

Condition Code: The code remains unchanged.

Program Exceptions: None.


Programming Notes:

1. When DAT is on, the different values of the address-space-control bits correspond to translation modes as follows:

PSW Bits 16 and 17 **Translation Mode** 00 Primary-space mode 10 Secondary-space mode 01 Access-register mode Home-space mode 11

2. In the access-register mode, the value 00000000 hex in an access register designates the primary address space, and the value 00000001 hex designates the secondary address space. The value 00000002 hex designates the home address space if the control program assigns entry 2 of the dispatchableunit access list as designating the home address space and places a zero access-listentry sequence number (ALESN) in that entry.

LOAD ADDRESS RELATIVE LONG



The address specified by the I2 field is placed in general register R₁. The address computation follows the rules for the branch address of BRANCH RELATIVE ON CONDITION LONG and BRANCH RELATIVE AND SAVE LONG.

In the 24-bit addressing mode, the address is placed in bit positions 40-63, bits 32-39 are set to zeros, and bits 0-31 remain unchanged. In the 31-bit addressing mode, the address is placed in bit positions 33-63, bit 32 is set to zero, and bits 0-31 remain unchanged. In the 64-bit addressing mode, the address is placed in bit positions 0-63.

The contents of the I2 field are a signed binary integer specifying the number of halfwords that is added to the address of the instruction to generate the computed address.

No storage references for operands take place, and the address is not inspected for access exceptions.


Condition Code: The code remains unchanged.

Program Exceptions: None.

Programming Notes:

- Only even addresses (halfword addresses) can be generated. If an odd address is desired, LOAD ADDRESS can be used to add one to an address formed by LOAD ADDRESS RELATIVE LONG.
- 2. When LOAD ADDRESS RELATIVE LONG is the target of EXECUTE, the address produced is relative to the location of the LOAD ADDRESS RELATIVE LONG instruction, not of the EXECUTE instruction. This is consistent with the operation of the relative-branch instructions.

LOAD AND TEST



The second operand is placed unchanged at the first-operand location, except that, for LOAD AND TEST (LTGFR), it is sign extended. The sign and magnitude of the second operand, treated as a signed binary integer, are indicated in the condition code.

For LOAD AND TEST (LTR), the operands are 32 bits, and, for LOAD AND TEST (LTGR), the operands are 64 bits. For LOAD AND TEST (LTGFR), the second operand is 32 bits, and the first operand is treated as a 64-bit signed binary integer.


Resulting Condition Code:

- 0 Result zero
- 1 Result less than zero
- 2 Result greater than zero
- 3 -

Program Exceptions: None.

Programming Note: For LOAD AND TEST (LTR and LTGR) when the R₁ and R₂ fields designate the same register, the operation is equivalent to a test without data movement.

LOAD COMPLEMENT



The two's complement of the second operand is placed at the first-operand location. For LOAD COMPLEMENT (LCR), the second operand and result are treated as 32-bit signed binary integers. For LOAD COMPLEMENT (LCGR), they are treated as 64-bit signed binary integers. For LOAD COMPLEMENT (LCGFR), the second operand is treated as a 32-bit signed binary integer, and the result is treated as a 64-bit signed binary integer.

When there is an overflow, the result is obtained by allowing any carry into the sign-bit position and ignoring any carry out of the sign-bit position, and condition code 3 is set. If the fixed-point-overflow mask is one, a program interruption for fixed-point overflow occurs.

Resulting Condition Code:


- 0 Result zero; no overflow
- 1 Result less than zero: no overflow
- 2 Result greater than zero; no overflow
- 3 Overflow

Program Exceptions:


· Fixed-point overflow

Programming Note: The operation complements all numbers. Zero remains unchanged. For LCR or LCGR, the maximum negative 32-bit number or 64-bit number, respectively, remains unchanged, and an overflow condition occurs when the number is complemented. LCGFR complements the maximum negative 32-bit number without recognizing overflow.

LOAD HALFWORD



LOAD HALFWORD IMMEDIATE



The second operand is sign extended and placed at the first-operand location. The second operand is two bytes in length and is treated as a 16-bit signed binary integer. For LOAD HALFWORD (LH) and LOAD HALFWORD IMMEDIATE (LHI),

the first operand is treated as a 32-bit signed binary integer. For LOAD HALFWORD (LGH) and LOAD HALFWORD IMMEDIATE (LGHI), the first operand is treated as a 64-bit signed binary integer.


Condition Code: The code remains unchanged.

Program Exceptions:

Access (fetch, operand 2 of LH and LGH)

Programming Note: An example of the use of the LOAD HALFWORD instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."

LOAD LOGICAL



The four-byte second operand is placed in bit positions 32-63 of general register R_1 , and zeros are placed in bit positions 0-31 of general register R_1 .


For LOAD LOGICAL (LLGFR), the second operand is in bit positions 32-63 of general register R₂.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (fetch, operand 2 of LLGF only)

LOAD LOGICAL CHARACTER




The one-byte second operand is placed in bit positions 56-63 of general register R_1 , and zeros are placed in bit positions 0-55 of general register R_1 .

Condition Code: The code remains unchanged.

Program Exceptions:

• Access (fetch, operand 2)

LOAD LOGICAL HALFWORD




The two-byte second operand is placed in bit positions 48-63 of general register R₁, and zeros are placed in bit positions 0-47 of general register R₁.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (fetch, operand 2)

LOAD LOGICAL IMMEDIATE



The second operand is placed in bit positions of the first operand. The remainder of the first operand is set to zeros.


For each instruction, the bit positions of the first operand that are loaded with the second operand are as follows:

	Bit Posi- tions
Instruction	Loaded
LLIHH	0-15
LLIHL	16-31
LLILH	32-47
LLILL	48-63

Condition Code: The code remains unchanged.

Program Exceptions: None.

LOAD LOGICAL THIRTY ONE BITS




For LLGTR, bits 33-63 of general register R_2 , with 33 zeros appended on the left, are placed in general register R_1 . For LLGT, bits 1-31 of the four bytes at the second-operand location, with 33 zeros appended on the left, are placed in general register R_1 .


Condition Code: The code remains unchanged.


Program Exceptions:

• Access (fetch, operand 2 of LLGT only)

LOAD MULTIPLE







Bit positions of the set of general registers starting with general register R_1 and ending with general register R_3 are loaded from storage beginning at the location designated by the second-operand address and continuing through as many locations as needed.

For LOAD MULTIPLE (LM), bit positions 32-63 of the general registers are loaded from successive four-byte fields beginning at the second-operand address, and bits 0-31 of the registers remain unchanged. For LOAD MULTIPLE (LMG), bit positions 0-63 of the general registers are loaded from successive eight-byte fields beginning at the second-operand address.

The general registers are loaded in the ascending order of their register numbers, starting with general register R₁ and continuing up to and including general register R₃, with general register 0 following general register 15.


Condition Code: The code remains unchanged.

Program Exceptions:

Access (fetch, operand 2)

Programming Note: All combinations of register numbers specified by R_1 and R_3 are valid. When the register numbers are equal, only four bytes, for LM, or eight bytes, for LMG, are transmitted. When the number specified by R_3 is less than the number specified by R_1 , the register numbers wrap around from 15 to 0.

LOAD MULTIPLE DISJOINT



Bit positions 0-31 of the set of general registers starting with general register R_1 and ending with general register R_3 are loaded from storage beginning at the location designated by the second-operand address and continuing through as many locations as needed. Bit positions 32-63 of the same registers are similarly loaded from storage beginning at the location designated by the fourth-operand address.

The general registers are loaded in the ascending order of their register numbers, starting with general register R₁ and continuing up to and including general register R₃, with general register 0 following general register 15.

Condition Code: The code remains unchanged.


Program Exceptions:

• Access (fetch, operands 2 and 4)

Programming Notes:

- All combinations of register numbers specified by R₁ and R₃ are valid. When the register numbers are equal, only eight bytes are transmitted. When the number specified by R₃ is less than the number specified by R₁, the register numbers wrap around from 15 to 0.
- 2. The second-operand and fourth-operand addresses are computed before the contents of any register are changed.
- 3. The combination of a LOAD MULTIPLE instruction and a LOAD MULTIPLE HIGH instruction provides equal or better performance than a LOAD MULTIPLE DISJOINT instruction for the same register range. LOAD MULTIPLE DISJOINT is for use when the second or fourth operand must be addressed by means of one of the registers loaded.

LOAD MULTIPLE HIGH



The high-order halves, bit positions 0-31, of the set of general registers starting with general register R₁ and ending with general register R₃ are loaded from storage beginning at the location designated by the second-operand address and continuing through as many locations as needed, that is, bit positions 0-31 are loaded from successive four-byte fields beginning at the second-operand address. Bits 32-63 of the registers remain unchanged.

The general registers are loaded in the ascending order of their register numbers, starting with general register R₁ and continuing up to and including general register R₃, with general register 0 following general register 15.


Condition Code: The code remains unchanged.


Program Exceptions:

• Access (fetch, operand 2)

Programming Note: All combinations of register numbers specified by R_1 and R_3 are valid. When the register numbers are equal, only four bytes are transmitted. When the number specified by R_3 is less than the number specified by R_1 , the register numbers wrap around from 15 to 0.

LOAD NEGATIVE





The two's complement of the absolute value of the second operand is placed at the first-operand location. For LOAD NEGATIVE (LNR), the second operand and result are treated as 32-bit signed binary integers, and, for LOAD NEGATIVE (LNGR), they are treated as 64-bit signed binary integers. For LOAD NEGATIVE (LNGFR), the second operand is treated as a 32-bit signed binary integer, and the result is treated as a 64-bit signed binary integer.


Resulting Condition Code:

- 0 Result zero
- 1 Result less than zero
- 2 --
- 3 -

Program Exceptions: None.

Programming Note: The operation complements positive numbers; negative numbers remain unchanged. The number zero remains unchanged.

LOAD PAIR FROM QUADWORD



The quadword second operand is loaded into the first-operand location. The second operand appears to be fetched with quadword concurrency as observed by other CPUs. The left doubleword of the quadword is loaded into general register R_1 , and the right doubleword is loaded into general register $R_1 + 1$.

The R₁ field designates an even-odd pair of general registers and must designate an even-numbered register. The second operand must be designated on a quadword boundary. Otherwise, a specification exception is recognized.


Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2)
- Specification

Programming Note: The LOAD MULTIPLE (LM or LMG) instruction does not necessarily provide quadword-concurrent access.

LOAD POSITIVE



16

The absolute value of the second operand is placed at the first-operand location. For LOAD POSITIVE (LPR), the second operand and result are treated as 32-bit signed binary integers, and, for LOAD POSITIVE (LPGR), they are treated as 64-bit signed binary integers. For LOAD POSI-TIVE (LPGFR), the second operand is treated as a 32-bit signed binary integer, and the result is treated as a 64-bit signed binary integer.

When there is an overflow, the result is obtained by allowing any carry into the sign-bit position and ignoring any carry out of the sign-bit position, and condition code 3 is set. If the fixed-point-overflow mask is one, a program interruption for fixed-point overflow occurs.

Resulting Condition Code:


- 0 Result zero; no overflow
- 1
- Result greater than zero; no overflow 2
- 3 Overflow

Program Exceptions:

Fixed-point overflow

Programming Note: The operation complements negative numbers; positive numbers and zero remain unchanged. For LPR or LPGR, an overflow condition occurs when the maximum negative 32-bit number or 64-bit number, respectively, is complemented; the number remains unchanged. LPGFR complements the maximum negative 32-bit number without recognizing overflow.

LOAD REVERSED



The second operand is placed at the first-operand location with the left-to-right sequence of the bytes reversed.

For LOAD REVERSED (LRVH), the second operand is two bytes, the result is placed in bit positions 48-63 of general register R₁, and bits 0-47 of the register remain unchanged.

For LOAD REVERSED (LRVR, LRV), the second operand is four bytes, the result is placed in bit positions 32-63 of general register R₁, and bits 0-31 of the register remain unchanged. For LOAD REVERSED (LRVR), the second operand is in bit positions 32-63 of general register R2.

For LOAD REVERSED (LRVGR, LRVG), the second operand is eight bytes.

Condition Code: The code remains unchanged.

Program Exceptions:

· Access (fetch, operand 2 of LRVH, LRV, LRVG only)

Programming Notes:

- 1. The instruction can be used to convert two, four, or eight bytes from a "little-endian" format to a "big-endian" format, or vice versa. In the big-endian format, the bytes in a left-to-right sequence are in the order most significant to least significant. In the little-endian format, the bytes are in the order least significant to most significant. For example, the bytes ABCD in the big-endian format are DCBA in the little-endian format.
- 2. LOAD REVERSED (LRVR) can be used with a two-byte value already in a register as shown in the following example. In the example, the two bytes of interest are in bit positions 48-63 of the R1 register.

I RVR R1.R1 SRA R1,16

The LOAD REVERSED instruction places the two bytes of interest in bit positions 32-47 of the register, with the order of the bytes reversed. The SHIFT RIGHT SINGLE (SRA) instruction shifts the two bytes to bit positions 48-63 of the register and extends them on their left, in bit positions 32-47, with their sign bit. The instruction SHIFT RIGHT SINGLE LOGICAL (SRL) should be used, instead, if the two bytes of interest are unsigned.

3. The storage-operand references of LOAD REVERSED may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)

MONITOR CALL

MC D1(B1), I2 [SI] 'AF' Ι2 Dı 16 20 31

A program interruption is caused if the appropriate monitor-mask bit in control register 8 is one.

The monitor-mask bits are in bit positions 48-63 of control register 8, which correspond to monitor classes 0-15, respectively.

Bit positions 12-15 in the I2 field contain a binary number specifying one of 16 monitoring classes. When the monitor-mask bit corresponding to the class specified by the I2 field is one, a monitorevent program interruption occurs. The contents of the I2 field are stored at location 149, with zeros stored at location 148. Bit 9 of the programinterruption code is set to one.

The first-operand address is not used to address data; instead, the address specified by the B1 and D₁ fields forms the monitor code, which is placed in the doubleword at location 176. Address computation follows the rules of address arithmetic; in the 24-bit addressing mode, bits 0-39 are set to zeros; in the 31-bit addressing mode, bits 0-32 are set to zeros.

When the monitor-mask bit corresponding to the class specified by bits 12-15 of the instruction is zero, no interruption occurs, and the instruction is executed as a no-operation.

Bit positions 8-11 of the instruction must contain zeros; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:


- · Monitor event
- · Specification

Programming Notes:


- 1. MONITOR CALL provides the capability for passing control to a monitoring program when selected points are reached in the monitored program. This is accomplished by implanting MONITOR CALL instructions at the desired points in the monitored program. This function may be useful in performing various measurement functions; specifically, tracing information can be generated indicating which programs were executed, counting information can be generated indicating how often particular programs were used, and timing information can be generated indicating the amount of time a particular program required for execution.
- The monitor masks provide a means of disallowing all monitor-event program interruptions or allowing monitor-event program interruptions for all or selected classes.
- 3. The monitor code provides a means of associating descriptive information, in addition to the class number, with each MONITOR CALL. Without the use of a base register, up to 4,096 distinct monitor codes can be associated with a monitoring interruption. With the base register designated by a nonzero value in the B₁ field, each monitoring interruption can be identified by a 24-bit, 31-bit, or 64-bit code, depending on the addressing mode.

MOVE

MVI D1(B1), I2 [SI]



MVC D1(L,B1),D2(B2) [SS]



The second operand is placed at the first-operand location.

For MOVE (MVC), each operand is processed left to right. When the operands overlap, the result is obtained as if the operands were processed one byte at a time and each result byte were stored immediately after fetching the necessary operand byte.

For MOVE (MVI), the first operand is one byte in length, and only one byte is stored.

Condition Code: The code remains unchanged.


Program Exceptions:

 Access (fetch, operand 2 of MVC; store, operand 1, MVI and MVC)

Programming Notes:

- 1. Examples of the use of the MOVE instruction are given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. It is possible to propagate one byte through an entire field by having the first operand start one byte to the right of the second operand.

MOVE INVERSE



The second operand is placed at the first-operand location with the left-to-right sequence of the bytes inverted.

The first-operand address designates the leftmost byte of the first operand. The second-operand address designates the rightmost byte of the second operand. Both operands have the same length.

The result is obtained as if the second operand were processed from right to left and the first operand from left to right. The second operand may wrap around from location 0 to location 2^{24} - 1 in the 24-bit addressing mode, to location 2^{31} - 1 in the 31-bit addressing mode, or to location 2^{64} - 1 in the 64-bit addressing mode. The first operand may wrap around from location 2^{24} - 1 to location 0 in the 24-bit addressing mode, from location 2^{31} - 1 to location 0 in the 31-bit addressing mode, or from location 2^{64} - 1 to location 0 in the 64-bit addressing mode.

When the operands overlap by more than one byte, the contents of the overlapped portion of the result field are unpredictable.

Condition Code: The code remains unchanged.

Program Exceptions:

• Access (fetch, operand 2; store, operand 1)

Programming Notes:

- An example of the use of the MOVE INVERSE instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. The contents of each byte moved remain unchanged.
- 3. MOVE INVERSE is the only SS-format instruction for which the second-operand address designates the rightmost, instead of the leftmost, byte of the second operand.
- The storage-operand references for MOVE INVERSE may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)

MOVE LONG

MVCL R₁,R₂ [RR]



The second operand is placed at the first-operand location, provided overlapping of operand locations would not affect the final contents of the first-operand location. The remaining rightmost byte positions, if any, of the first-operand location are filled with padding bytes.

The R₁ and R₂ fields each designate an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The location of the leftmost byte of the first operand and second operand is designated by the contents of general registers R₁ and R₂, respectively. The number of bytes in the first-operand and second-operand locations is specified by

unsigned binary integers in bit positions 40-63 of general registers R_1 + 1 and R_2 + 1, respectively. Bit positions 32-39 of general register R_2 + 1 contain the padding byte. The contents of bit positions 0-39 of general register R_1 + 1 and of bit positions 0-31 of general register R_2 + 1 are ignored.

The handling of the addresses in general registers R₁ and R₂ is dependent on the addressing mode.

In the 24-bit addressing mode, the contents of bit positions 40-63 of general registers R_1 and R_2 constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of the registers constitute the address, and the contents of bit positions 0-32 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 constitute the address.

The contents of the registers just described are shown in Figure 7-16 on page 7-95.

I The result is obtained as if the movement starts at the left end of both fields and proceeds to the right, byte by byte. The operation is ended when the number of bytes specified by bits 40-63 of general register R₁ + 1 have been moved into the first-operand location. If the second operand is shorter than the first operand, the remaining rightmost bytes of the first-operand location are filled with the padding byte.

As part of the execution of the instruction, the values of the two length fields are compared for the setting of the condition code, and a check is made for destructive overlap of the operands. Operands are said to overlap destructively when the first-operand location is used as a source after data has been moved into it, assuming the inspection for overlap is performed by the use of logical operand addresses. When the operands overlap destructively, no movement takes place, and condition code 3 is set.

Operands do not overlap destructively, and movement is performed, if the leftmost byte of the first operand does not coincide with any of the second-operand bytes participating in the operation other than the leftmost byte of the second operand. When an operand wraps around from location $2^{24} - 1$ (or $2^{31} - 1$ or $2^{64} - 1$) to location 0, operand bytes in locations up to and including




Figure 7-16. Register Contents for MOVE LONG

 2^{24} - 1 (or 2^{31} - 1 or 2^{64} - 1) are considered to be to the left of bytes in locations from 0 up.

In the 24-bit addressing mode, wraparound is from location 2^{24} - 1 to location 0; in the 31-bit addressing mode, wraparound is from location 2^{31} - 1 to location 0; in the 64-bit addressing mode, wraparound is from location 2^{64} - 1 to location 0.

In the access-register mode, the contents of access register R_1 and access register R_2 are

compared. If the R₁ or R₂ field is zero, 32 zeros are used rather than the contents of access register 0. If all 32 bits of the compared values are equal, then the destructive overlap test is made. If all 32 bits of the compared values are not equal, destructive overlap is declared not to exist. If, for this case, the operands actually overlap in real storage, it is unpredictable whether the result reflects the overlap condition.

When the length specified by bits 40-63 of general register $R_1 + 1$ is zero, no movement takes

place, and condition code 0 or 1 is set to indicate the relative values of the lengths.

The execution of the instruction is interruptible. When an interruption occurs, other than one that causes termination, the lengths in general registers R₁ + 1 and R₂ + 1 are decremented by the number of bytes moved, and the addresses in general registers R1 and R2 are incremented by the same number, so that the instruction, when reexecuted, resumes at the point of interruption. In the 24-bit or 31-bit addressing mode, the leftmost bits which are not part of the address in bit positions 32-63 of general registers R1 and R2 are set to zeros, and the contents of bit positions 0-31 remain unchanged. In any addressing mode, the contents of bit positions 0-39 of general registers $R_1 + 1$ and $R_2 + 1$ remain unchanged; and the condition code is unpredictable. If the operation is interrupted during padding, the length field in general register R₂ + 1 is 0, the address in general register R2 is incremented by the original length in general register R2 + 1, and general registers R₁ and R₁ + 1 reflect the extent of the padding operation.

When the first-operand location includes the location of the instruction or of EXECUTE, the instruction may be refetched from storage and reinterpreted even in the absence of an interruption during execution. The exact point in the execution at which such a refetch occurs is unpredictable.

Padding byte values of B0 hex and B8 hex may be used during the nonpadding part of the operation by some models, in certain cases, as an indication of whether the movement should be performed bypassing the cache or using the cache, respectively. Thus, a padding byte of B0 hex indicates no intention to reference the destination area after the move, and a padding byte of B8 hex indicates an intention to reference the destination area.

For the nonpadding part of the operation, accesses to the operands for MOVE LONG are single-access references. These accesses do not necessarily appear to occur in a left-to-right direction as observed by other CPUs and by channel programs, unless the padding byte is B1 hex. During the nonpadding part of the operation, operands appear to be accessed doubleword concur-

rent as observed by other CPUs, provided that both operands start on doubleword boundaries, are an integral number of doublewords in length, and do not overlap.

As observed by other CPUs and by channel programs, that portion of the first operand which is filled with the padding byte is not necessarily stored into in a left-to-right direction and may appear to be stored into more than once.

At the completion of the operation, the length in general register R1 + 1 is decremented by the number of bytes stored at the first-operand location, and the address in general register R₁ is incremented by the same amount. The length in general register R₂ + 1 is decremented by the number of bytes moved out of the second-operand location, and the address in general register R2 is incremented by the same amount. In the 24-bit or 31-bit addressing mode, the leftmost bits which are not part of the address in bit positions 32-63 of general registers R1 and R2 are set to zeros, even when one or both of the original length values are zeros or when condition code 3 is set. The contents of bit positions 0-31 of the registers remain unchanged. In any addressing mode, the contents of bit positions 0-39 of general registers $R_1 + 1$ and $R_2 + 1$ remain unchanged.

When condition code 3 is set, no exceptions associated with operand access are recognized. When the length of an operand is zero, no access exceptions for that operand are recognized. Similarly, when the second operand is longer than the first operand, access exceptions are not recognized for the part of the second-operand field that is in excess of the first-operand field. For operands longer than 2K bytes, access exceptions are not recognized for locations more than 2K bytes beyond the current location being processed. Access exceptions are not recognized for an operand if the R field associated with that operand is odd. Also, when the R1 field is odd, PER storage-alteration events are not recognized, and no change bits are set.

Resulting Condition Code:

- Operand lengths equal; no destructive overlap
- 1 First-operand length low; no destructive overlap
- 2 First-operand length high; no destructive overlap

No movement performed because of destructive overlap

Program Exceptions:

- Access (fetch, operand 2; store, operand 1)
- Specification

Programming Notes:

- 1. An example of the use of the MOVE LONG instruction is given in Appendix A, "Number and Instruction-Use Representation Examples."
- 2. MOVE LONG may be used for clearing storage by setting the padding byte to zero and the second-operand length to zero. On most models, this is the fastest instruction for clearing storage areas in excess of 256 bytes. However, the stores associated with this clearing may be multiple-access stores and should not be used to clear an area if the possibility exists that another CPU or a channel program will attempt to access and use the area as soon as it appears to be zero. For "Storage-Operand more details. see Consistency" on page 5-86.
- 3. The program should avoid specification of a length for either operand which would result in an addressing exception. Addressing (and also protection) exceptions may result in termination of the entire operation, not just the current unit of operation. The termination may be such that the contents of all result fields are unpredictable: in the case of MOVE LONG, this includes the condition code and the two even-odd general-register pairs, as well as the first-operand location in main The following are situations that storage. have actually occurred on one or more models:
 - a. When a protection exception occurs on a 4K-byte block of a first operand which is several blocks in length, stores to the protected block are suppressed. However, the move continues into the subsequent blocks of the first operand, which are not protected. Similarly, an addressing exception on a block does not necessarily suppress processing of subsequent blocks which are available.
 - b. Some models may update the general registers only when an external, I/O,

- repressible machine-check, or restart interruption occurs, or when a program interruption occurs for which it is required to nullify or suppress a unit of operation. Thus, if, after a move into several blocks of the first operand, an addressing or protection exception occurs, the general registers may remain unchanged.
- 4. When the first-operand length is zero, the operation consists in setting the condition code and, in the 24-bit or 31-bit addressing mode, of setting the leftmost bits in bit positions 32-63 of general registers R1 and R2 to zero.
- 5. When the contents of the R1 and R2 fields are the same, the contents of the designated registers are incremented or decremented only by the number of bytes moved, not by twice the number of bytes moved. Condition code 0 is set.
- 6. The following is a detailed description of those cases in which movement takes place, that is, where destructive overlap does not exist.

In the access-register mode, the contents of the access registers used are called the effective space designations. When the effective space designations are not equal, destructive overlap is declared not to exist and movement When the effective space designations are the same or when not in the access-register mode, then the following cases apply.

Depending on whether the second operand wraps around from location 224 - 1 (or $2^{31} - 1$ or $2^{64} - 1$, depending on the addressing mode) to location 0, movement takes place in the following cases:

- a. When the second operand does not wrap around, movement is performed if the leftmost byte of the first operand coincides with or is to the left of the leftmost byte of the second operand, or if the leftmost byte of the first operand is to the right of the rightmost second-operand byte participating in the operation.
- b. When the second operand wraps around, movement is performed if the leftmost byte of the first operand coincides with or is to the left of the leftmost byte of the second operand, and if the leftmost byte

of the first operand is to the right of the rightmost second-operand byte participating in the operation.


The rightmost second-operand byte is determined by using the smaller of the first-operand and second-operand lengths.

When the second-operand length is one or zero, destructive overlap cannot exist.

- Special precautions should be taken if MOVE LONG is made the target of EXECUTE. See the programming note concerning interruptible instructions under EXECUTE.
- 8. Since the execution of MOVE LONG is interruptible, the instruction cannot be used for situations where the program must rely on uninterrupted execution of the instruction. Similarly, the program should normally not let the first operand of MOVE LONG include the location of the instruction or of EXECUTE because the new contents of the location may be interpreted for a resumption after an interruption, or the instruction may be refetched without an interruption.
- Further programming notes concerning interruptible instructions are included in "Interruptible Instructions" in Chapter 5, "Program Execution."
- In the access-register mode, access register 0
 designates the primary address space regardless of the contents of access register 0.

MOVE LONG EXTENDED

MVCLE $R_1, R_3, D_2(B_2)$ [RS]



All or part of the third operand is placed at the first-operand location. The remaining rightmost byte positions, if any, of the first-operand location are filled with padding bytes. The operation proceeds until the end of the first-operand location is reached or a CPU-determined number of bytes have been placed at the first-operand location, whichever occurs first. The result is indicated in the condition code.

The R₁ and R₃ fields each designate an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The location of the leftmost byte of the first operand and third operand is designated by the contents of general registers R_1 and R_3 , respectively. In the 24-bit or 31-bit addressing mode, the number of bytes in the first-operand and third-operand locations is specified by the contents of bit positions 32-63 of general registers $R_1 + 1$ and $R_3 + 1$, respectively, and those contents are treated as 32-bit unsigned binary integers. In the 64-bit addressing mode, the number of bytes in the first-operand and third-operand locations is specified by the entire contents of general registers $R_1 + 1$ and $R_3 + 1$, respectively, and those contents are treated as 64-bit unsigned binary integers.

The handling of the addresses in general registers R_1 and R_3 is dependent on the addressing mode.

In the 24-bit addressing mode, the contents of bit positions 40-63 of general registers R_1 and R_3 constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of the registers constitute the address, and the contents of bit positions 0-32 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 constitute the address.

The second-operand address is not used to address data; instead, the rightmost eight bits of the second-operand address, bits 56-63, are the padding byte. Bits 0-55 of the second-operand address are ignored.

The contents of the registers and address just described are shown in Figure 7-17 on page 7-99.

The result is obtained as if the movement starts at the left end of both fields and proceeds to the right, byte by byte. The operation is ended when the number of bytes specified in general register R₁ + 1 have been placed at the first-operand location or when a CPU-determined number of bytes have been placed, whichever occurs first. If the third operand is shorter than the first operand, the remaining rightmost bytes of the first-operand location are filled with the padding byte.




Figure 7-17. Register Contents and Second-Operand Address for MOVE LONG EXTENDED

When the operation is completed because the end of the first operand has been reached, the condition code is set to 0 if the two operand lengths are

equal, it is set to 1 if the first-operand length is less than the third-operand length, or it is set to 2 if the first-operand length is greater than the third-

operand length. When the operation is completed because a CPU-determined number of bytes have been moved without reaching the end of the first operand, condition code 3 is set.

No test is made for destructive overlap, and the results in the first-operand location are unpredictable when destructive overlap exists. Operands are said to overlap destructively when the firstoperand location is used as a source after data has been moved into it.

Operands do not overlap destructively if the leftmost byte of the first operand does not coincide with any of the third-operand bytes participating in the operation other than the leftmost byte of the third operand. When an operand wraps around from location 2^{24} - 1 (or 2^{31} - 1 or 2^{64} - 1) to location 0, operand bytes in locations up to and including 224 - 1 (or 231 - 1 or 264 - 1) are considered to be to the left of bytes in locations from 0 up.

In the 24-bit addressing mode, wraparound is from location 224 - 1 to location 0; in the 31-bit addressing mode, wraparound is from location 231 - 1 to location 0; and, in the 64-bit addressing mode, wraparound is from location 264 - 1 to location 0.

When the length specified in general register R₁ + 1 is zero, no movement takes place, and condition code 0 or 1 is set to indicate the relative values of the lengths.

I Padding byte values of B0 hex and B8 hex may I be used during the nonpadding part of the opera-I tion by some models, in certain cases, as an indi-I cation of whether the movement should be I performed bypassing the cache or using the I cache, respectively. Thus, a padding byte of B0 I hex indicates no intention to reference the destina-I tion area after the move, and a padding byte of B8 I hex indicates an intention to reference the destina-I tion area.

I For the nonpadding part of the operation, I accesses to the operands for MOVE LONG are I single-access references. These accesses do not I necessarily appear to occur in a left-to-right direc-I tion as observed by other CPUs and by channel I programs, unless the padding byte is B1 hex. I During the nonpadding part of the operation, oper-I ands appear to be accessed doubleword concur-

rent as observed by other CPUs, provided that both operands start on doubleword boundaries, are an integral number of doublewords in length, I and do not overlap.

As observed by other CPUs and by channel programs, that portion of the first operand which is filled with the padding byte is not necessarily stored into in a left-to-right direction and may appear to be stored into more than once.

At the completion of the operation, the length in general register R₁ + 1 is decremented by the number of bytes stored at the first-operand location, and the address in general register R1 is incremented by the same amount. The length in general register R₃ + 1 is decremented by the number of bytes moved out of the third-operand location, and the address in general register R₃ is incremented by the same amount.

If the operation is completed because a CPU-determined number of bytes have been moved without reaching the end of the first operand, the lengths in general registers R₁ + 1 and R₃ + 1 are decremented by the number of bytes moved, and the addresses in general registers R₁ and R₃ are incremented by the same number, so that the instruction, when reexecuted. resumes at the next byte to be moved. If the operation is completed during padding, the length field in general register R₃ + 1 is zero, the address in general register R3 is incremented by the original length in general register R₃ + 1, and general registers R1 and R1 + 1 reflect the extent of the padding operation.

In the 24-bit or 31-bit addressing mode, the contents of bit positions 0-31 of general registers R1, $R_1 + 1$, R_3 , and $R_3 + 1$, always remain unchanged.

The padding byte may be formed from $D_2(B_2)$ multiple times during the execution of the instruction, and the registers designated by R1 and R3 may be updated multiple times. Therefore, if B2 equals R₁, R₁ + 1, R₃, or R₃ + 1 and is subject to change during the execution of the instruction, the results are unpredictable.

The amount of processing that results in the setting of condition code 3 is determined by the CPU on the basis of improving system performance, and it may be a different amount each time the instruction is executed. The maximum amount is approximately 4K bytes of either operand.

At the completion of the operation in the 24-bit or 31-bit addressing mode, the leftmost bits which are not part of the address in bit positions 32-63 of general registers R_1 and R_3 may be set to zeros or may remain unchanged from their original values, even when one or both of the original length values are zeros.

When the length of an operand is zero, no access exceptions for that operand are recognized. Similarly, when the third operand is longer than the first operand, access exceptions are not recognized for the part of the third-operand field that is in excess of the first-operand field. For operands longer than 4K bytes, access exceptions are not recognized for locations more than 4K bytes beyond the current location being processed. Access exceptions are not recognized for an operand if the R field associated with that operand is odd. Also, when the R₁ field is odd, PER storage-alteration events are not recognized, and no change bits are set.

Resulting Condition Code:

- 0 All bytes moved, operand lengths equal
- 1 All bytes moved, first-operand length low
- 2 All bytes moved, first-operand length high
- 3 CPU-determined number of bytes moved without reaching end of first operand

Program Exceptions:


- Access (fetch, operand 3; store, operand 1)
- Specification

Programming Notes:

- MOVE LONG EXTENDED is intended for use in place of MOVE LONG when the operand lengths are specified as 32-bit or 64-bit binary integers and a test for destructive overlap is not required. MOVE LONG EXTENDED sets condition code 3 in cases in which MOVE LONG would be interrupted.
- When condition code 3 is set, the program can simply branch back to the instruction to continue the movement. The program need not determine the number of bytes that were moved.
- 3. The function of not processing more than approximately 4K bytes of either operand is

- intended to permit software polling of a flag that may be set by a program on another CPU during long operations.
- 4. MOVE LONG EXTENDED may be used for clearing storage by setting the padding byte to zero and the third-operand length to zero. However, the stores associated with this clearing may be multiple-access stores and should not be used to clear an area if the possibility exists that another CPU or a channel program will attempt to access and use the area as soon as it appears to be zero. For more details, see "Storage-Operand Consistency" on page 5-86.
- 5. When the contents of the R₁ and R₃ fields are the same, the contents of the designated registers are incremented or decremented only by the number of bytes moved, not by twice the number of bytes moved. The condition code is finally set to 0 after possible settings to 3.
- 6. In the access-register mode, access register 0 designates the primary address space regardless of the contents of access register 0.

MOVE LONG UNICODE



All or part of the third operand is placed at the first-operand location. The remaining rightmost two-byte character positions, if any, of the first-operand location are filled with two-byte padding characters. The operation proceeds until the end of the first-operand location is reached or a CPU-determined number of characters have been placed at the first-operand location, whichever occurs first. The result is indicated in the condition code.

The R₁ and R₃ fields each designate an even-odd pair of general registers and must designate an even-numbered register; otherwise, a specification exception is recognized.

The location of the leftmost character of the first operand and third operand is designated by the contents of general registers R₁ and R₃, respectively. In the 24-bit or 31-bit addressing mode, the




Figure 7-18. Register Contents and Second-Operand Address for MOVE LONG UNICODE

number of bytes in the first-operand and thirdoperand locations is specified by the contents of bit positions 32-63 of general registers R₁ + 1

and R₃ + 1, respectively, and those contents are treated as 32-bit unsigned binary integers. In the 64-bit addressing mode, the number of bytes in

the first-operand and third-operand locations is specified by the contents of bit positions 0-63 of general registers R₁ + 1 and R₃ + 1, respectively, and those contents are treated as 64-bit unsigned binary integers.

The contents of general registers R₁ + 1 and R₃ + 1 must specify an even number of bytes; otherwise, a specification exception is recognized.

The handling of the addresses in general registers R₁ and R₃ is dependent on the addressing mode.

In the 24-bit addressing mode, the contents of bit positions 40-63 of general registers R₁ and R₃ constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of the registers constitute the address, and the contents of bit positions 0-32 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 of the registers constitute the address.

The second-operand address is not used to address data; instead, the rightmost 16 bits of the second-operand address, bits 48-63, are the twobyte padding character. Bits 0-47 of the secondoperand address are ignored.

The contents of the registers and address just are described shown in Figure 7-18 page 7-102.

The result is obtained as if the movement starts at the left end of both fields and proceeds to the right, character by character. The operation is ended when the number of characters specified by the contents of general register R₁ + 1 have been placed at the first-operand location or when a CPU-determined number of characters have been placed, whichever occurs first. If the third operand is shorter than the first operand, the remaining rightmost character positions of the first-operand location are filled with the two-byte padding character.

When the operation is completed because the end of the first operand has been reached, the condition code is set to 0 if the two operand lengths are equal, it is set to 1 if the first-operand length is less than the third-operand length, or it is set to 2 if the first-operand length is greater than the thirdoperand length. When the operation is completed

because a CPU-determined number of characters have been moved without reaching the end of the first operand, condition code 3 is set.

No test is made for destructive overlap, and the results in the first-operand location are unpredictable when destructive overlap exists. Operands are said to overlap destructively when the firstoperand location is used as a source after data has been moved into it.

Operands do not overlap destructively if the leftmost character of the first operand does not coincide with any of the third-operand characters participating in the operation other than the leftmost character of the third operand. When an operand wraps around from location 224 - 1 (or 231 - 1 or 264 - 1) to location 0, operand characters in locations up to and including 224 - 1 (or 231 - 1 or 264 - 1) are considered to be to the left of characters in locations from 0 up.

In the 24-bit addressing mode, wraparound is from location 224 - 1 to location 0; in the 31-bit addressing mode, wraparound is from location 231 - 1 to location 0; and, in the 64-bit addressing mode, wraparound is from location 264 - 1 to location 0.

When the length specified in general register R₁ + 1 is zero, no movement takes place, and condition code 0 or 1 is set to indicate the relative values of the lengths.

For the nonpadding part of the operation, accesses to the operands for MOVE LONG UNICODE are single-access references. These accesses do not necessarily appear to occur in a left-to-right direction as observed by other CPUs and by channel programs. During the nonpadding part of the operation, operands appear to be accessed doubleword concurrent as observed by other CPUs, provided that both operands start on doubleword boundaries, are an integral number of doublewords in length, and do not overlap.

As observed by other CPUs and by channel programs, that portion of the first operand which is filled with the two-byte padding character is not necessarily stored into in a left-to-right direction and may appear to be stored into more than once.

At the completion of the operation, the length in general register R₁ + 1 is decremented by 2

times the number of characters stored at the firstoperand location, and the address in general register R₁ is incremented by the same amount. The length in general register R₃ + 1 is decremented by 2 times the number of characters moved out of the third-operand location, and the address in general register R3 is incremented by the same amount.

If the operation is completed because a CPU-determined number of characters have been moved without reaching the end of the first operand, the lengths in general registers R₁ + 1 and R₃ + 1 are decremented by 2 times the number of characters moved, and the addresses in general registers R1 and R3 are incremented by the same number, so that the instruction, when reexecuted, resumes at the next character to be If the operation is completed during moved. padding, the length field in general register R₃ + 1 is zero, the address in general register R₃ is incremented by 2 times the number of characters moved from operand 3, and general registers R_1 and $R_1 + 1$ reflect the extent of the padding operation.

In the 24-bit or 31-bit addressing mode, the contents of bit positions 0-31 of general registers R1, $R_1 + 1$, R_2 , and R₂ + 1, always remain unchanged.

The two-byte padding character may be formed from D₂(B₂) multiple times during the execution of the instruction, and the registers designated by R1 and R₃ may be updated multiple times. Therefore, if B_2 equals R_1 , $R_1 + 1$, R_3 , or $R_3 + 1$ and is subject to change during the execution of the instruction, the results are unpredictable.

The amount of processing that results in the setting of condition code 3 is determined by the CPU on the basis of improving system performance, and it may be a different amount each time the instruction is executed.

At the completion of the operation in the 24-bit or 31-bit addressing mode, the leftmost bits which are not part of the address in bit positions 32-63 of general registers R₁ and R₃ may be set to zeros or may remain unchanged from their original values, including the case when one or both of the original length values are zeros.

When the length of an operand is zero, no access exceptions for that operand are recognized. Similarly, when the third operand is longer than the first operand, access exceptions are not recognized for the part of the third-operand field that is in excess of the first-operand field. For operands longer than 4K bytes, access exceptions are not recognized for locations more than 4K bytes beyond the current location being processed. Access exceptions are not recognized for an operand if the R field or length associated with that operand is odd. Also, when the R1 field or length is odd, PER storage-alteration events are not recognized, and no change bits are set.

Resulting Condition Code:

- All characters moved, operand lengths equal
- All characters moved, first-operand length low 1
- All characters moved, first-operand length high
- CPU-determined number of characters moved without reaching end of first operand

Program Exceptions:

- Access (fetch, operand 3; store, operand 1)
- · Operation (if the extended-translation facility 2 is not installed)
- Specification

Programming Notes:

- 1. MOVE LONG UNICODE is intended for use in place of MOVE LONG or MOVE LONG EXTENDED when the padding character is two bytes. The character may be a Unicode character or any other double-byte character. MOVE LONG UNICODE sets condition code 3 in cases in which MOVE LONG would be interrupted.
- 2. When condition code 3 is set, the program can simply branch back to the instruction to continue the movement. The program need not determine the number of characters that were moved.
- 3. MOVE LONG UNICODE may be used for filling storage with padding characters by placing the padding character in the secondoperand address and setting the third-operand length to zero. However, the stores associated with this clearing may be multiple-access stores and should not be used to clear an area if the possibility exists that another CPU or a channel program will attempt to access

- and use the area as soon as it appears to be zero. For more details, see "Storage-Operand Consistency" on page 5-86.
- 4. When the contents of the R₁ and R₃ fields are the same, the contents of the designated registers are incremented or decremented only by 2 times the number of characters moved, not by 4 times the number of characters moved. The condition code is finally set to 0 after possible settings to 3.
- In the access-register mode, access register 0 designates the primary address space regardless of the contents of access register 0.
- 6. If padding with a Unicode space character is required (or any character whose representation is less than or equal to FFF hex), the character may be represented in the displacement field of the instruction, for example:

MOVE NUMERICS

Ι

The rightmost four bits of each byte in the second operand are placed in the rightmost bit positions of the corresponding bytes in the first operand. The leftmost four bits of each byte in the first operand remain unchanged.

Each operand is processed left to right. When the operands overlap, the result is obtained as if the operands were processed one byte at a time and each result byte were stored immediately after fetching the necessary operand bytes.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (fetch, operand 2; fetch and store, operand 1)

Programming Notes:

- An example of the use of the MOVE NUMERICS instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- MOVE NUMERICS moves the numeric portion of a decimal-data field that is in the zoned format. The zoned-decimal format is described in Chapter 8, "Decimal Instructions." The operands are not checked for valid sign and digit codes.
- 3. Accesses to the first operand of MOVE NUMERICS consist in fetching the rightmost four bits of each byte in the first operand and subsequently storing the updated value of the byte. These fetch and store accesses to a particular byte do not necessarily occur one immediately after the other. Thus, this instruction cannot be safely used to update a location in storage if the possibility exists that another CPU or a channel program may also be updating the location. An example of this effect is shown for OR (OI) in "Multiprogramming and Multiprocessing Examples" in Appendix A, "Number Representation and Instruction-Use Examples."

MOVE STRING

MVST R1,R2 [RRE]

'B255' ////// R1 R2

0 16 24 28 31

All or part of the second operand is placed in the first-operand location. The operation proceeds until the end of the second operand is reached or a CPU-determined number of bytes have been moved, whichever occurs first. The CPU-determined number is at least one. The result is indicated in the condition code.

The location of the leftmost byte of the first operand and second operand is designated by the contents of general registers R₁ and R₂, respectively.

The handling of the addresses in general registers R_1 and R_2 is dependent on the addressing mode. In the 24-bit addressing mode, the contents of bit positions 40-63 of general registers R_1 and R_2

constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of the registers constitute the address, and the contents of bit positions 0-32 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 constitute the address.

The end of the second operand is indicated by an ending character in the last byte position of the operand. The ending character to be used to determine the end of the second operand is specified in bit positions 56-63 of general register 0. Bit positions 32-55 of general register 0 are reserved for possible future extensions and must contain all zeros; otherwise, a specification exception is recognized.

The operation proceeds left to right and ends as soon as the second-operand ending character has been moved or a CPU-determined number of second-operand bytes have been moved, whichever occurs first. The CPU-determined number is at least one. When the ending character is in the first byte position of the second operand, only the ending character is moved. When the ending character has been moved, condition code 1 is set. When a CPU-determined number of secondoperand bytes not including an ending character have been moved, condition code 3 is set. Destructive overlap is not recognized. second operand is used as a source after it has been used as a destination, the results are unpredictable to the extent that an ending character in the second operand may not be recognized.

When condition code 1 is set, the address of the ending character in the first operand is placed in general register R1, and the contents of general register R2 remain unchanged. When condition code 3 is set, the address of the next byte to be processed in the first and second operands is placed in general registers R₁ and R₂, respec-Whenever an address is placed in a general register, bits 32-39 of the register, in the 24-bit addressing mode, or bit 32, in the 31-bit addressing mode, are set to zeros. Bits 0-31 of the R₁ and R₂ registers always remain unchanged in the 24-bit or 31-bit mode.

The amount of processing that results in the setting of condition code 3 is determined by the CPU on the basis of improving system performance, and it may be a different amount each time the instruction is executed.

Access exceptions for the first and second operands are recognized only for that portion of the operand that is necessarily used in the operation.

The storage-operand-consistency rules are the same as for the MOVE (MVC) instruction, except that destructive overlap is not recognized.

Resulting Condition Code:

- 0
- Entire second operand moved; general register R₁ updated with address of ending character in first operand; general register R2 unchanged
- 2
- CPU-determined number of bytes moved: general registers R1 and R2 updated with addresses of next bytes

Program Exceptions:

- Access (fetch, operand 2; store, operand 1)
- Specification

Programming Notes:

- 1. An example of the use of the MOVE STRING instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. When condition code 3 is set, the program can simply branch back to the instruction to continue the data movement. The program need not determine the number of bytes that were moved.
- 3. R₁ or R₂ may be zero, in which case general register 0 is treated as containing an address and also the ending character.
- 4. In the access-register mode, access register 0 designates the primary address space regardless of the contents of access register 0.

MOVE WITH OFFSET

MVO D1 (L1,B1),D2 (L2,B2) [88] 'F1' Lı L2 Вı Dı В2 D2 0 8 12 16 20 32 36 47

The second operand is placed to the left of and adjacent to the rightmost four bits of the first operand.

The rightmost four bits of the first operand are attached as the rightmost bits to the second operand, the second-operand bits are offset by four bit positions, and the result is placed at the first-operand location.

The result is obtained as if the operands were processed right to left. When necessary, the second operand is considered to be extended on the left with zeros. If the first operand is too short to contain all of the second operand, the remaining leftmost portion of the second operand is ignored. Access exceptions for the unused portion of the second operand may or may not be indicated.

When the operands overlap, the result is obtained as if the operands were processed one byte at a time, as if each result byte were stored immediately after fetching the necessary operand bytes, and as if the left digit of each second-operand byte were to remain available for the next result byte and need not be refetched.

Condition Code: The code remains unchanged.

Program Exceptions:

• Access (fetch, operand 2; fetch and store, operand 1)

Programming Notes:

- 1. An example of the use of the MOVE WITH OFFSET instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. MOVE WITH OFFSET may be used to shift packed decimal data by an odd number of digit positions. The packed-decimal format is

- described in Chapter 8, "Decimal Instructions." The operands are not checked for valid sign and digit codes. In many cases, however, SHIFT AND ROUND DECIMAL may be more convenient to use.
- 3. Access to the rightmost byte of the first operand of MOVE WITH OFFSET consists in fetching the rightmost four bits and subsequently storing the updated value of this byte. These fetch and store accesses to the rightmost byte of the first operand do not necessarily occur one immediately after the other. Thus, this instruction cannot be safely used to update a location in storage if the possibility exists that another CPU or a channel program may also be updating the location. example of this effect is shown for OR (OI) in "Multiprogramming and Multiprocessing Examples" in Appendix A, "Number Representation and Instruction-Use Examples."
- 4. The storage-operand references for MOVE WITH OFFSET may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)

MOVE ZONES

MVZ $D_1(L,B_1),D_2(B_2)$ [88] 'D3' L Вı Dı B2 D2 20 32 0 8 16 36

The leftmost four bits of each byte in the second operand are placed in the leftmost four bit positions of the corresponding bytes in the first operand. The rightmost four bits of each byte in the first operand remain unchanged.

Each operand is processed left to right. When the operands overlap, the result is obtained as if the operands were processed one byte at a time and each result byte were stored immediately after the necessary operand byte is fetched.

Condition Code: The code remains unchanged.

Program Exceptions:


· Access (fetch, operand 2; fetch and store, operand 1)

Programming Notes:

- 1. An example of the use of the MOVE ZONES instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. MOVE ZONES moves the zoned portion of a decimal field in the zoned format. The zoned format is described in Chapter 8, "Decimal Instructions." The operands are not checked for valid sign and digit codes.
- 3. Accesses to the first operand of MOVE ZONES consist in fetching the leftmost four bits of each byte in the first operand and subsequently storing the updated value of the byte. These fetch and store accesses to a particular byte do not necessarily occur one immediately after the other. Thus, this instruction cannot be safely used to update a location in storage if the possibility exists that another CPU or a channel program may also be updating the location. An example of this effect is shown for the OR (OI) instruction in "Multiprogramming and Multiprocessing Examples" in Appendix A, "Number Representation and Instruction-Use Examples."

MULTIPLY

MR [RR] R1,R2



М R1, D2 (X2, B2) [RX]



The 32-bit first operand (the multiplicand) is multiplied by the 32-bit second-operand (the multiplier), and the 64-bit product is placed at the firstoperand location.

The R₁ field designates an even-odd pair of general registers and must designate an even-

numbered register; otherwise, a specification exception is recognized.

Both the multiplicand and multiplier are treated as 32-bit signed binary integers. The multiplicand is in bit positions 32-63 of general register R₁ + 1. For MULTIPLY (MR), the multiplier is in bit positions 32-63 of general register R2 The contents of general register R1 and of bit positions 0-31 of general register R₁ + 1 and, for MR, of general register R₂ are ignored.

The product is a 64-bit signed binary integer. Bits 0-31 of the product replace bits 32-63 of general register R₁. Bits 32-63 of the product replace bits 32-63 of general register R1 + 1. Bits 0-31 of general registers R₁ and R₁ + 1 remain unchanged. An overflow cannot occur.

The sign of the product is determined by the rules of algebra from the multiplier and multiplicand sign, except that a zero result is always positive.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2 of M only)
- Specification

Programming Notes:

- 1. An example of the use of the MULTIPLY instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. The significant part of the product usually occupies 62 bit positions or fewer. Only when two maximum 32-bit negative numbers are multiplied are 63 significant product bits formed.


MULTIPLY HALFWORD

MH R1,D2(X2,B2) [RX]


	'4C'	Rı	Х2	B2		D2	
()	8	12	16	20		31

MULTIPLY HALFWORD IMMEDIATE

MHI R1,I2 [RI]



MGHI R1, I2 [RI]



The 32-bit or 64-bit first operand (the multiplicand) is multiplied by the 16-bit second operand (the multiplier), and the rightmost 32 or 64 bits of the product are placed at the first-operand location. The second operand is two bytes in length and is treated as a 16-bit signed binary integer.

For MULTIPLY HALFWORD and MULTIPLY HALFWORD IMMEDIATE (MHI), the multiplicand is treated as a 32-bit signed binary integer in bit positions 32-63 of general register R₁, and it is replaced by the rightmost 32 bits of the signed-binary-integer product. The bits to the left of the 32 rightmost bits of the product are not tested for significance; no overflow indication is given. Bits 0-31 of general register R₁ are ignored and remain unchanged.

For MULTIPLY HALFWORD IMMEDIATE (MGHI), The multiplicand is treated as a 64-bit signed binary integer in bit positions 0-63 of general register R₁, and it is replaced by the rightmost 64 bits of the signed-binary-integer product. The bits to the left of the 64 rightmost bits of the product are not tested for significance; no overflow indication is given.

The sign of the product is determined by the rules of algebra from the multiplier and multiplicand sign, except that a zero result is always positive.

Condition Code: The code remains unchanged.

Program Exceptions:


• Access (fetch, operand 2 of MH only)

Programming Notes:


- An example of the use of the MULTIPLY HALFWORD instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. For MH and MHI, the significant part of the product usually occupies 46 bit positions or fewer. Only when two maximum negative numbers are multiplied are 47 significant product bits formed. Since the rightmost 32 bits of the product are placed unchanged at the first-operand location, ignoring all bits to the left, the sign bit of the result may differ from the true sign of the product in the case of overflow. For a negative product, the 32 bits placed in register R1 are the rightmost part of the product in two's-complement notation. For MGHI, the significant part of the product usually occupies 78 bit positions or fewer.

MULTIPLY LOGICAL


MLR R1, R2 [RRE]




MLGR R1, R2 [RRE]



ML R₁,D₂(X₂,B₂) [RXE]



MLG $R_1, D_2(X_2, B_2)$ [RXE]



The 32-bit or 64-bit first operand (the multiplicand) is multiplied by the 32-bit or 64-bit second operand (the multiplier), and the 64-bit or 128-bit product is placed at the first-operand location.

The R₁ field designates an even-odd pair of general registers and must designate an evennumbered register; otherwise, a specification exception is recognized.

For MULTIPLY LOGICAL (MLR, ML), both the multiplicand and the multiplier are treated as 32-bit unsigned binary integers. The multiplicand is in bit positions 32-63 of general register R₁ + 1. For MULTIPLY LOGICAL (MLR), the multiplier is in bit positions 32-63 of general register R2. The contents of general register R1 and of bit positions 0-31 of general register R₁ + 1 and, for MLR, of general register R2 are ignored. The product is a 64-bit unsigned binary integer. Bits 0-31 of the product replace bits 32-63 of general register R1, and bits 32-63 of the product replace bits 32-63 of general register R₁ + 1. Bits 0-31 of general registers R₁ and R₁ + 1 remain unchanged. overflow cannot occur.


For MULTIPLY LOGICAL (MLGR, MLG), the multiplicand and the multiplier are treated as 64-bit unsigned binary integers. The multiplicand is in general register R1 + 1. The contents of general register R₁ are ignored. The product is a 128-bit unsigned binary integer. Bits 0-63 of the product replace the contents of general register R1, and bits 64-127 of the product replace the contents of An overflow cannot general register R₁ + 1. occur.


Condition Code: The code remains unchanged.

Program Exceptions:

- · Access (fetch, operand 2 of ML and MLG only)
- Specification

MULTIPLY SINGLE





The first operand (multiplicand) is multiplied by the second operand (multiplier), and the rightmost 32 or 64 bits of the product are placed at the firstoperand location.

For MULTIPLY SINGLE (MSR, MS), the multiplicand, multiplier, and product are treated as 32-bit signed binary integers. The multiplicand is taken from bit positions 32-63 of general register R1 and is replaced by the rightmost 32 bits of the signedbinary-integer product. Bits 0-31 of general register R₁ remain unchanged. For MSR, the multiplier is in bit positions 32-63 of general register R2. The bits to the left of the 32 rightmost bits of the product are not tested for significance; no overflow indication is given.

For MULTIPLY SINGLE (MSGR, MSGFR, MSG, MSGF), the multiplicand, multiplier, and product are treated as 64-bit signed binary integers, except that, for MSGFR and MSGF, the multiplier is treated as a 32-bit signed binary integer. The multiplicand is taken from general register R1 and is replaced by the rightmost 64 bits of the signedbinary-integer product. For MSGFR, the multiplier is in bit positions 32-63 of general register R2. The bits to the left of the 64 rightmost bits of the product are not tested for significance; no overflow indication is given.

The sign of the product is determined by the rules of algebra from the multiplier and multiplicand sign, except that a zero result is always positive.


Condition Code: The code remains unchanged.

Program Exceptions:


Access (fetch, operand 2 of MS, MSG, MSGF only)

OR





$$0 \quad R_1, D_2(X_2, B_2) \quad [RX]$$



$$OC D_1(L,B_1),D_2(B_2)$$
 [SS]



The OR of the first and second operands is placed at the first-operand location.

The connective OR is applied to the operands bit by bit. The contents of a bit position in the result are set to one if the corresponding bit position in one or both operands contains a one; otherwise, the result bit is set to zero.

For OR (OC), each operand is processed left to right. When the operands overlap, the result is obtained as if the operands were processed one byte at a time and each result byte were stored immediately after fetching the necessary operand bytes.

For OR (OI), the first operand is one byte in length, and only one byte is stored.

For OR (OR, O), the operands are 32 bits, and for OR (OGR, OG), they are 64 bits.

Resulting Condition Code:

- 0 Result zero
- 1 Result not zero
- 2 -
- 3 -


Program Exceptions:

 Access (fetch, operand 2, O, OG, and OC; fetch and store, operand 1, OI and OC)

Programming Notes:

- Examples of the use of the OR instruction are given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. OR may be used to set a bit to one.
- 3. Accesses to the first operand of OR (OI) and OR (OC) consist in fetching a first-operand byte from storage and subsequently storing the updated value. These fetch and store accesses to a particular byte do not necessarily occur one immediately after the other. Thus, OR cannot be safely used to update a location in storage if the possibility exists that another CPU or a channel program may also be updating the location. An example of this effect is shown in "Multiprogramming and Multiprocessing Examples" in Appendix A, "Number Representation and Instruction-Use Examples."

OR IMMEDIATE



The second operand is ORed with bits of the first operand, and the result replaces those bits of the first operand. The remainder of the first operand remains unchanged.

For each instruction, the bits of the first operand that are ORed with the second operand and then replaced are as follows:

	Bits ORed
Instruction	and Replaced
OIHH	0-15
OIHL	16-31
OILH	32-47
OILL	48-63


The connective OR is applied to the operands bit by bit. The contents of a bit position in the result are set to one if the corresponding bit position in one or both operands contains a one; otherwise, the result bit is set to zero.

Resulting Condition Code:

- 0 Sixteen-bit result zero
- 1 Sixteen-bit result not zero
- 2
- 3

Program Exceptions: None.

PACK



The format of the second operand is changed from zoned to packed, and the result is placed at the first-operand location. The zoned and packed formats are described in Chapter 8, "Decimal Instructions."

The second operand is treated as having the zoned format. The numeric bits of each byte are treated as a digit. The zone bits are ignored, except the zone bits in the rightmost byte, which are treated as a sign.

The sign and digits are moved unchanged to the first operand and are not checked for valid codes. The sign is placed in the rightmost four bit positions of the rightmost byte of the result field, and the digits are placed adjacent to the sign and to each other in the remainder of the result field.

The result is obtained as if the operands were processed right to left. When necessary, the second operand is considered to be extended on the left with zeros. If the first operand is too short to contain all digits of the second operand, the remaining leftmost portion of the second operand is ignored. Access exceptions for the unused portion of the second operand may or may not be indicated.

When the operands overlap, the result is obtained as if each result byte were stored immediately after fetching the necessary operand bytes. Two second-operand bytes are needed for each result byte, except for the rightmost byte of the result field, which requires only the rightmost secondoperand byte.

Condition Code: The code remains unchanged.

Program Exceptions:

• Access (fetch, operand 2; store, operand 1)

Programming Notes:

- 1. An example of the use of the PACK instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. PACK may be used to interchange the two hexadecimal digits in one byte by specifying a zero in the L1 and L2 fields and the same address for both operands.
- 3. To remove the zone bits of all bytes of a field, including the rightmost byte, both operands should be extended on the right with a dummy byte, which subsequently should be ignored in the result field.
- 4. The storage-operand references for PACK may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)

PACK ASCII

The format of the second operand is changed from ASCII to packed, and the result is placed at the first-operand location. The packed format is described in Chapter 8, "Decimal Instructions."

The second-operand bytes are treated as containing decimal digits, having the binary encoding 0000-1001 for 0-9, in their rightmost four bit positions. The leftmost four bit positions of a byte are ignored. The second operand is considered to be positive.

The implied positive sign (1100 binary) and the source digits are placed at the first-operand location. The source digits are moved unchanged and are not checked for valid codes. The sign is placed in the rightmost four bit positions of the rightmost byte of the result field, and the digits are placed adjacent to the sign and to each other in the remainder of the result field.

The result is obtained as if the operands were processed right to left. When necessary, the second operand is considered to be extended on the left with zeros.

The length of the first operand is 16 bytes.

The length of the second operand is designated by the contents of the L2 field. The secondoperand length must not exceed 32 bytes (L2 must be less than or equal to 31); otherwise, a specification exception is recognized.

When the length of the second operand is 32 bytes, the leftmost byte is ignored.

The results are unpredictable if the first and second operands overlap in any way.

As observed by other CPUs and by channel programs, the first-operand location is not necessarily stored into in any particular order.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2; store, operand 1)
- · Operation (if the extended-translation facility 2 is not installed)
- Specification

Programming Notes:

- 1. Although PACK ASCII is primarily intended to change the format of ASCII decimal digits, its use is not restricted to ASCII since the leftmost four bits of each byte are ignored.
- 2. The following example illustrates the use of the instruction to pack ASCII digits:

```
ASDIGITS DS
                  0CL31
          DC
                  X'3132333435'
          DC
                  X'3637383930'
          DC.
                  X'3132333435'
          DC
                  X'3637383930'
          DC.
                  X'3132333435'
                  X'3637383930'
          DC
          DC
                  X'31'
PKDIGITS
          DS
                  PL16
          PKA
                  PKDIGITS, ASDIGITS (31)
```

3. The instruction can also be used to pack EBCDIC digits, which is especially useful when the length of the second operand is

greater than the 16-byte second-operand limit of PACK.

```
EBDIGITS DS
                  0CL31
           DC.
                  X'F1F2F3F4F5'
           DC
                  X'F6F7F8F9F0'
                  X'F1F2F3F4F5'
          DC
           DC
                  X'F6F7F8F9F0'
          DC
                  X'F1F2F3F4F5'
           DC
                  X'F6F7F8F9F0'
          DC.
                  X'F1'
PKDIGITS
          DS
                  PL16
           PKA
                  PKDIGITS, EBDIGITS (31)
```

4. The storage-operand references for PACK ASCII may be multiple-access references. (See "Storage-Operand Consistency" page 5-86.)

PACK UNICODE

The format of the second operand is changed from Unicode to packed, and the result is placed at the first-operand location. The packed format is described in Chapter 8, "Decimal Instructions."

The two-byte second-operand characters are treated as Unicode Basic Latin characters containing decimal digits, having the binary encoding 0000-1001 for 0-9, in their rightmost four bit positions. The leftmost 12 bit positions of a character are ignored. The second operand is considered to be positive.

The implied positive sign (1100 binary) and the source digits are placed at the first-operand location. The source digits are moved unchanged and are not checked for valid codes. The sign is placed in the rightmost four bit positions of the rightmost byte of the result field, and the digits are placed adjacent to the sign and to each other in the remainder of the result field.

The result is obtained as if the operands were processed right to left. When necessary, the second operand is considered to be extended on the left with zeros.

The length of the first operand is 16 bytes.

The byte length of the second operand is designated by the contents of the L2 field. The secondoperand length must not exceed 32 characters or 64 bytes, and the byte length must be even (L2 must be less than or equal to 63 and must be odd); otherwise, a specification exception is recognized.

When the length of the second operand is 32 characters (64 bytes), the leftmost character is ignored.

I The results are unpredictable if the first and second operands overlap in any way.

As observed by other CPUs and by channel programs, the first-operand location is not necessarily I stored into in any particular order.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2; store, operand 1)
- Operation (if the extended-translation facility 2 is not installed)
- · Specification

Programming Notes:

1. The following example illustrates the use of PACK UNICODE to pack European numbers:

```
UNDIGITS DS
                 0CL62
          DC
                 X'00310032003300340035'
          DC
                 X'00360037003800390030'
          DC
                 X'00310032003300340035'
          DC.
                 X'00360037003800390030'
          DC
                 X'00310032003300340035'
          DC.
                 X'00360037003800390030'
          DC
                 X'0031'
PKDIGITS DS
                 PL16
          PKU
                 PKDIGITS, UNDIGITS (62)
```

2. Because the leftmost 12 bits of each character are ignored, those Unicode decimal digits where the digit zero has four rightmost zero bits can also be packed by the instruction. For example, for Thai digits:

UNDIGITS	DS	0CL62
	DC	X'0E510E520E530E540E55'
	DC	X'0E560E570E580E590E50'
	DC	X'0E510E520E530E540E55'
	DC	X'0E560E570E580E590E50'
	DC	X'0E510E520E530E540E55'
	DC	X'0E560E570E580E590E50'
	DC	X'0E51'
PKDIGITS	DS	PL16
	PKU	PKDIGITS, UNDIGITS (62)

3. The storage-operand references for PACK UNICODE may be multiple-access references. (See "Storage-Operand Consistency" page 5-86.)

PERFORM LOCKED OPERATION

After the lock specified in general register 1 has been obtained, the operation specified by the function code in general register 0 is performed, and then the lock is released. However, as observed by other CPUs: (1) storage operands, including fields in a parameter list that may be used, may be fetched, and may be tested for store-type access exceptions if a store at a tested location is possible, before the lock is obtained, and (2) operands may be stored in the parameter list after the lock has been released. operand not in the parameter list is fetched before the lock is obtained, it is fetched again after the lock has been obtained.

The function code can specify any of six operations: compare and load, compare and swap, double compare and swap, compare and swap and store, compare and swap and double store, or compare and swap and triple store.

A test bit in general register 0 specifies, when one, that a lock is not to be obtained and none of the six operations is to be performed but, instead, the validity of the function code is to be tested. This will be useful if additional function codes for additional operations are assigned in the future. This definition is written as if the test bit is zero except when stated otherwise.

If compare and load is specified, the first-operand comparison value and the second operand are compared. If they are equal, the fourth operand is placed in the third-operand location. If the comparison indicates inequality, the second operand is placed in the first-operand-comparison-value location as a new first-operand comparison value.

If compare and swap is specified, the first-operand comparison value and the second operand are compared. If they are equal, the first-operand replacement value is stored at the secondoperand location. If the comparison indicates inequality, the second operand is placed in the first-operand-comparison-value location as a new first-operand comparison value.

If double compare and swap is specified, the firstoperand comparison value and the second operand are compared. If they are equal, the third-operand comparison value and the fourth operand are compared. If both comparisons indicate equality, the first-operand and third-operand replacement values are stored at the secondoperand location and fourth-operand location, respectively. If the first comparison indicates inequality, the second operand is placed in the firstoperand-comparison-value location as a new first-operand comparison value. If the first comparison indicates equality but the second does not, the fourth operand is placed in the thirdoperand-comparison-value location as a new thirdoperand comparison value.

If compare and swap and store, double store, or triple store is specified, the first-operand comparison value and the second operand are compared. If they are equal, the first-operand replacement value is stored at the second-operand location, and the third operand is stored at the fourthoperand location. Then, if the operation is the double-store or triple-store operation, the fifth operand is stored at the sixth-operand location, and, if it is the triple-store operation, the seventh operand is stored at the eighth-operand location. If the first-operand comparison indicates inequality, the second operand is placed in the firstoperand-comparison-value location as a new first-operand comparison value.

After any of the six operations, the result of the comparison or comparisons is indicated in the condition code.

The function code (FC) is in bit positions 56-63 of general register 0. The function code specifies not only the operation to be performed but also the length of the operands and whether the firstoperand comparison and replacement values and the third operand or third-operand comparison and replacement values, which are referred to collectively simply as the first and third operands, are in general registers or a parameter list. The pattern of the function codes is as follows:

- A function code that is a multiple of 4 (including 0) specifies a 32-bit length with the first and third operands in bit positions 32-63 of general registers.
- · A function code that is one more than a multiple of 4 specifies a 64-bit length with the first and third operands in a parameter list.
- A function code that is 2 more than a multiple of 4 specifies a 64-bit length with the first and third operands in bit positions 0-63 of general registers.
- A function code that is 3 more than a multiple of 4 specifies a 128-bit length with the first and third operands in a parameter list.

Figure 7-19 shows the function codes, operation names, and operand lengths, and also symbols that may be used to refer to the operations in discussions. For example, PLO.DCS may be used to mean PERFORM LOCKED OPERATION with function code 8. In the symbols, the letter "G" indicates a 64-bit operand length, the letter "R" indicates that some or all 64-bit operands are in general registers, and the letter "X" indicates a 128-bit operand length.

The CPU can perform all of the operations specified by the function codes listed in Figure 7-19. Function codes specifying operations that the CPU can perform are called valid. Function codes that have not been assigned to operations or that specify operations that the CPU cannot perform because the operations are not implemented (installed) are called invalid.

Bit 55 of general register 0 is the test bit (T). When bit 55 is zero, the function code in general register 0 must be valid; otherwise, a specification exception is recognized. When bit 55 is one, the condition code is set to 0 if the function code is valid or to 3 if the function code is invalid, and no other operation is performed.

Func- tion Code	Operation	Operand Length (Bits)	Func- tion Symbol
0	Compare and load	32	CL
1	Same as 0	64	CLG
2	Same as 0	64	CLGR
3	Same as 0	128	CLX
4	Compare and swap	32	CS
5	Same as 4	64	CSG
6	Same as 4	64	CSGR
7	Same as 4	128	CSX
8	Double compare and swap	32	DCS
9	Same as 8	64	DCSG
10	Same as 8	64	DCSGR
11	Same as 8	128	DCSX
12	Compare and swap and store	32	CSST
13	Same as 12	64	CSSTG
14	Same as 12	64	CSSTGR
15	Same as 12	128	CSSTX
16	Compare and swap and double store	32	CSDST
17	Same as 16	64	CSDSTG
18	Same as 16	64	CSDSTGR
19	Same as 16	128	CSDSTX
20	Compare and swap and triple store	32	CSTST
21	Same as 20	64	CSTSTG
22	Same as 20	64	CSTSTGR
23	Same as 20	128	CSTSTX


Figure 7-19. PERFORM LOCKED OPERATION Function Codes and Operations


Bits 32-54 of general register 0 must be all zeros; otherwise, a specification exception is recognized. When bit 55 of the register is one, this is the only exception that can be recognized. Bits 0-31 of general register 0 are ignored.

The lock to be used is represented by a program lock token (PLT) whose logical address is specified in general register 1. In the 24-bit addressing mode, the PLT address is bits 40-63 of general register 1, and bits 0-39 of the register are ignored. In the 31-bit addressing mode, the PLT address is bits 33-63 of the register, and bits 0-32 of the register are ignored. In the 64-bit addressing mode, the PLT address is bits 0-63 of the register.

The contents of general registers 0 and 1 described above are as follows:







GR 1 in 64-Bit Addressing Mode



For the even-numbered function codes, including 0, the first-operand comparison value is in general register R₁. For the even-numbered function codes beginning with 4, the first-operand replacement value is in general register R₁ + 1, and R₁ designates an even-odd pair of registers and must designate an even-numbered register; otherwise,

a specification exception is recognized. For function codes 0 and 2. R1 can be even or odd.

For function codes 0, 2, 12, and 14, the third operand is in general register R₃, and R₃ can be even or odd.

For function codes 8 and 10, the third-operand comparison value is in general register R3, the third-operand replacement value is in general register R₃ + 1, and R₃ designates an even-odd pair of registers and must designate an evennumbered register; otherwise, a specification exception is recognized.

For all function codes, the B2 and D2 fields of the instruction specify the second-operand address.

For function codes 0, 2, 8, 10, 12, and 14, the B₄ and D₄ fields of the instruction specify the fourthoperand address.

For function codes 1, 3, 5, 7, 9, 11, 13, 15, and 16-23, the B₄ and D₄ fields of the instruction specify the address of a parameter list that is used by the instruction, and this address is not called the fourth-operand address. The parameter list contains odd-numbered operands, including comparison and replacement values, and addresses of even-numbered operands other than the second operand. In the access-register mode, the parameter list also contains access-list-entry tokens (ALETs) associated with the even-numberedoperand addresses.

In the access-register mode, for function codes that cause use of a parameter list containing an ALET, R3 must not be zero; otherwise, a specification exception is recognized.

The rules about R₁ and R₃, and the use of the address specified by B4 and D4, are summarized in Figure 7-20 on page 7-118.

Function Codes	<u>Operation</u>	<u>R</u> 1	<u>R</u> з	<u>D</u> 4 <u>(B</u> 4)
0 and 2 1 and 3 4 and 6 5 and 7 8 and 10	Compare and load Compare and load Compare and swap Compare and swap Double compare	E0 - E - E	EO NZ - - E	
9 and 11	and swap Double compare and swap	-	NZ	PLa
12 and 14 13 and 15	Compare and swap and store Compare and swap and store	E -	EO NZ	Op4a PLa
16 and 18 17 and 19	Compare and swap and double store Compare and swap	E -	NZ NZ	
20 and 22 21 and 23	and double store Compare and swap and triple store Compare and swap	E -	NZ NZ	PLa PLa
	and triple store			

Explanation:

- Ignored. Ε Must be even.
- E0 Can be even or odd.
- ΝZ Must be nonzero in the access-register mode. Ignored otherwise.
- Op4a D4(B4) is operand-4 address.
- PLa D₄(B₄) is parameter-list address.

Figure 7-20. Register Rules and D₄(B₄) Usage for PERFORM LOCKED OPERATION

Figure 7-21 on page 7-119 shows the locations of the operands (including operand comparison and replacement values), operand addresses, and parameter-list address used by the instruction.

Operand addresses in a parameter list, if used, are in doublewords in the list. In the 24-bit addressing mode, an operand address is bits 40-63 of a doubleword, and bits 0-39 of the doubleword are ignored. In the 31-bit addressing mode, an operand address is bits 33-63 of a doubleword, and bits 0-32 of the doubleword are ignored. In the 64-bit addressing mode, an operand address is bits 0-63 of a doubleword.

In the access-register mode, access register 1 specifies the address space containing the program lock token (PLT), access register B2 specifies the address space containing the second operand, and access register B4 specifies the

address space containing a fourth operand or a parameter list as shown in Figure 7-21 on page 7-119. Also, for an operand whose address is in the parameter list, an access-list-entry token (ALET) is in the list along with the address and is used in the access-register mode to specify the address space containing the operand.

In the access-register mode, if an access exception or PER storage-alteration event is recognized for an operand whose address is in the parameter list, the associated ALET in the parameter list is loaded into access register R₃ when the exception or event is recognized. Then, during the resulting program interruption, if a value is due to be stored as the exception access identification at real location 160 or the PER access identification at real location 161, R₃ is stored. If the instruction execution is completed without the recognition of an exception or event, the contents of access register R₃ are unpredictable. When not in the access-register mode, or when a parameter list containing an ALET is not used, the contents of access register R3 remain unchanged.

The even-numbered (2, 4, 6, and 8) storage operands must be designated on an integral boundary, which is a word boundary for function codes that are a multiple of 4, a doubleword boundary for function codes that are one or 2 more than a multiple of 4, or a quadword boundary for function codes that are 3 more than a multiple of 4. A parameter list, if used, must be designated on a doubleword boundary. Otherwise, a specification exception is recognized. The program-lock-token (PLT) address in general register 1 does not have a boundary-alignment requirement.

All unused fields in a parameter list should contain all zeros; otherwise, the program may not operate compatibly in the future.

A serialization operation is performed immediately after the lock is obtained and again immediately before it is released. However, values fetched from the parameter list before the lock is obtained A serialization are not necessarily refetched. operation is not performed if the test bit, bit 55 of general register 0, is one.

In the following figures showing the parameter lists for the different function codes, the offsets shown on the left are byte values.

Function Codes ¹	Operation	Op1c	Op1r	Op2a	0p3 or 0p3c 0p3r	Op4a	Op5 and Op6a	Op7 and Op8a	PLa
0 and 2	Compare and load	R1	-	D2 (B2)	Rз	D4 (B4)	-	-	-
1 and 3	Compare and load	PL	-	D2 (B2)	PL	PL	-	-	D4 (B4)
4 and 6	Compare and swap	R1	R1+1	D2 (B2)	-	_	-	-	-
5 and 7	Compare and swap	PL	PL	D2 (B2)	-	_	-	-	D4 (B4)
8 and 10	Double compare and swap	R1	R1+1	D2 (B2)	R3 R3+1	D4(B4)	-	-	-
9 and 11	Double compare and swap	PL	PL	D ₂ (B ₂)	PL PL	PL	-	-	D4 (B4)
12 and 14	Compare and swap and store	R1	R1+1	D ₂ (B ₂)	Rз	D4(B4)	-	-	-
13 and 15	Compare and swap and store	PL	PL	D ₂ (B ₂)	PL	PL	-	-	D4 (B4)
16 and 18	Compare and swap and double store	R1	R1+1	D ₂ (B ₂)	PL	PL	PL	-	D4(B4)
17 and 19	Compare and swap and double store	PL	PL	D2 (B2)	PL	PL	PL	-	D4(B4)
20 and 22	Compare and swap and triple store	R1	R1+1	D2 (B2)	PL	PL	PL	PL	D4(B4)
21 and 23	Compare and swap and triple store	PL	PL	D2 (B2)	PL	PL	PL	PL	D4 (B4)

Explanation:


- For function codes that are a multiple of 4 (including θ) or one more than a multiple of 4, operands in general registers are in bit positions 32-63 of the registers, and bits 0-31 of the registers are ignored and remain unchanged. For function codes that are two more than a multiple of 4, operands in general registers are in bit positions 0-63 of the registers.
- Operand, value, or address is not used in the operation.
- 0pNc Operand-N comparison value.
- 0pNr Operand-N replacement value.
- 0pNa Operand-N address.
- PL Operand, value, or address is in the parameter list.
- PLa Parameter-list address.

Figure 7-21. Operand and Address Locations for PERFORM LOCKED OPERATION

Function Codes 0-3 (Compare and Load)

The locations of the operands and addresses used by the instruction are as shown in Figure 7-21.

The parameter list used for function code 1 has the following format:



The parameter list used for function code 3 has the following format:

Parameter List for Function Code 3

Operand-1 Comparison Value
Operand-1 Comp. Value (continued)
Operand 3
Operand 3 (continued)
Operand-4 ALET
Operand-4 Address

The first-operand comparison value is compared to the second operand. When the first-operand comparison value is equal to the second operand,

the third operand is replaced by the fourth operand, and condition code 0 is set.


When the first-operand comparison value is not equal to the second operand, the first-operand comparison value is replaced by the second operand, and condition code 1 is set.

Function Codes 4-7 (Compare and Swap)

The locations of the operands and addresses used by the instruction are as shown in Figure 7-21 on page 7-119.


The parameter list used for function code 5 has the following format:

Parameter List for Function Code 5



The parameter list used for function code 7 has the following format:

Parameter List for Function Code 7



The first-operand comparison value is compared to the second operand. When the first-operand comparison value is equal to the second operand, the first-operand replacement value is stored at the second-operand location, and condition code 0 is set.

When the first-operand comparison value is not equal to the second operand, the first-operand comparison value is replaced by the second operand, and condition code 1 is set.

Function Codes 8-11 (Double Compare and Swap)

The locations of the operands and addresses used by the instruction are shown in Figure 7-21 on page 7-119.

The parameter list used for function code 9 has the following format:

Parameter List for Function Code 9

0	
8	Operand-1 Comparison Value
16	
24	Operand-1 Replacement Value
32	
40	Operand-3 Comparison Value
48	
56	Operand-3 Replacement Value
64	Operand-4 ALET
72	Operand-4 Address

The parameter list used for function code 11 has the following format:

Parameter List for Function Code 11

0	Operand-1 Comparison Value
8	Operand-1 Comp. Value (continued)
16	Operand-1 Replacement Value
24	Operand-1 Repl. Value (continued)
32	Operand-3 Comparison Value
40	Operand-3 Comp. Value (continued)
48	Operand-3 Replacement Value
56	Operand-3 Repl. Value (continued)
64	Operand-4 ALET
72	Operand-4 Address

The first-operand comparison value is compared to the second operand. When the first-operand comparison value is equal to the second operand, the third-operand comparison value is compared to the fourth operand. When the third-operand comparison value is equal to the fourth operand (after the first-operand comparison value has been found equal to the second operand), the firstoperand replacement value is stored at the second-operand location, third-operand the replacement value is stored at the fourth-operand location, and condition code 0 is set.

When the first-operand comparison value is not equal to the second operand, the first-operand comparison value is replaced by the second operand, and condition code 1 is set.


When the third-operand comparison value is not equal to the fourth operand (after the first-operand comparison value has been found equal to the second operand), the third-operand comparison value is replaced by the fourth operand, and condition code 2 is set.

Function Codes 12-15 (Compare and Swap and Store)

The locations of the operands and addresses used by the instruction are as shown in Figure 7-21 on page 7-119.

The parameter list used for function code 13 has the following format:

Parameter List for Function Code 13



The parameter list used for function code 15 has the following format:

Parameter List for Function Code 15

0	Operand-1 Comparison Value
8	Operand-1 Comp. Value (continued)
16	Operand-1 Replacement Value
24	Operand-1 Repl. Value (continued)
32	
40	
48	Operand 3
56	Operand 3 (continued)
64	Operand-4 ALET
72	Operand-4 Address

The first-operand comparison value is compared to the second operand. When the first-operand comparison value is equal to the second operand, the first-operand replacement value is stored at the second-operand location, the third operand is stored at the fourth-operand location, and condition code 0 is set.


When the first-operand comparison value is not equal to the second operand, the first-operand comparison value is replaced by the second operand, and condition code 1 is set.

Function Codes 16-19 (Compare and Swap and **Double Store**)

The locations of the operands and addresses used by the instruction are as shown in Figure 7-21 on page 7-119.


The parameter list used for function code 16 has the following format:

Parameter List for Function Code 16



The parameter list used for function code 17 has the following format:

Parameter List for Function Code 17



The parameter list used for function code 18 has the following format:

Parameter List for Function Code 18

0	
8	
16	
24	
32	
40	
48	
56	Operand 3
64	Operand-4 ALET
72	Operand-4 Address
80	
88	Operand 5
96	Operand-6 ALET
104	Operand-6 Address

The parameter list used for function code 19 has the following format:

Parameter List for Function Code 19

0	Onemand 1 Communicate Walter
0	Operand-1 Comparison Value
8	Operand-1 Comp. Value (continued)
16	Operand-1 Replacement Value
24	Operand-1 Repl. Value (continued)
32	
40	
48	Operand 3
56	Operand 3 (continued)
64	Operand-4 ALET
72	Operand-4 Address
80	Operand 5
88	Operand 5 (continued)
96	Operand-6 ALET
104	Operand-6 Address

The first-operand comparison value is compared to the second operand. When the first-operand comparison value is equal to the second operand, the first-operand replacement value is stored at the second-operand location, the third operand is stored at the fourth-operand location, the fifth operand is stored at the sixth-operand location, and condition code 0 is set.


When the first-operand comparison value is not equal to the second operand, the first-operand comparison value is replaced by the second operand, and condition code 1 is set.

Function Codes 20-23 (Compare and Swap and **Triple Store**)

The locations of the operands and addresses used by the instruction are as shown in Figure 7-21 on page 7-119.

The parameter list used for function code 20 has the following format:

Parameter List for Function Code 20



The parameter list used for function code 21 has the following format:

Parameter List for Function Code 21

0			
8	Operand-1 Comparison Value		
16			
24	Operand-1 Replacement Value		
32			
40			
48			
56	Operand 3		
64	Operand-4 ALET		
72	Operand-4 Address		
80			
88	Operand 5		
96	Operand-6 ALET		
104	Operand-6 Address		
112			
120	Operand 7		
128	Operand-8 ALET		
136	Operand-8 Address		

The parameter list used for function code 22 has the following format:

Parameter List for Function Code 22

Operand 3
Operand-4 ALET
Operand-4 Address
Operand 5
Operand-6 ALET
Operand-6 Address
Operand 7
Operand-8 ALET
Operand-8 Address

The parameter list used for function code 23 has the following format:

Parameter List for Function Code 23

0	Operand-1 Comparison Value		
8	Operand-1 Comp. Value (continued)		
16	Operand-1 Replacement Value		
24	Operand-1 Repl. Value (continued)		
32			
40			
48	Operand 3		
56	Operand 3 (continued)		
64	Operand-4 ALET		
72	Operand-4 Address		
80	Operand 5		
88	Operand 5 (continued)		
96	Operand-6 ALET		
104	Operand-6 Address		
112	Operand 7		
120	Operand 7 (continued)		
128	Operand-8 ALET		
136	Operand-8 Address		

The first-operand comparison value is compared to the second operand. When the first-operand comparison value is equal to the second operand, the first-operand replacement value is stored at the second-operand location, the third operand is stored at the fourth-operand location, the fifth operand is stored at the sixth-operand location, the seventh operand is stored at the eighthoperand location, and condition code 0 is set.

When the first-operand comparison value is not equal to the second operand, the first-operand comparison value is replaced by the second operand, and condition code 1 is set.

Locking

A lock is obtained at the beginning of the operation and released at the end of the operation. The lock obtained is represented by a program lock token (PLT) whose logical address is specified in general register 1 as already described.

A PLT is a value produced by a model-dependent transformation of the PLT logical address. Depending on the model, the PLT may be derived directly from the PLT logical address or, when DAT is on, from the real address that results from transformation of the PLT logical address by DAT. If DAT is used, access-register translation (ART) precedes DAT in the access-register mode.

A PLT selects one of a model-dependent number of locks within the configuration. Programs being executed by different CPUs can be assured of specifying the same lock only by specifying PLT logical addresses that are the same and that can be transformed to the same real address by the different CPUs.

Since a model may or may not use ART and DAT when forming a PLT, access-exception conditions that can be encountered during ART and DAT may or may not be recognized as exceptions. There is no accessing of a location designated by a PLT, but an addressing exception may be recognized for the location. A protection exception is not recognized for any reason during processing of a PLT logical address.

The CPU can hold one lock at a time.

When PERFORM LOCKED OPERATION is executed by this CPU and is to use a lock that is already held by another CPU due to the execution of a PERFORM LOCKED OPERATION instruction by the other CPU, the execution by this CPU is delayed until the lock is no longer held. An excessive delay can be caused only by a machine malfunction and is a machine-check condition.

The order in which multiple requests for the same lock are satisfied is undefined.

A nonrecoverable failure of a CPU while holding a lock may result in a machine check, entry into the check-stop state, or system check stop. machine check is processing backup if all operands are undamaged or processing damage if register operands are damaged. If a machine check or the check-stop state is the result, either no storage operands have been changed or else all storage operands that were due to be changed have been correctly changed, and, in either case, the lock has been released. If the storage operands are not in either their correct original state or their correct final state, the result is system check stop.

Storage-Operand References

The accesses to the even-numbered storage operands appear to be word concurrent, as observed by other CPUs, for function codes that are a multiple of 4 or doubleword concurrent for function codes that are one, 2, or 3 more than a multiple of The accesses to the doublewords in the parameter list appear to be doubleword concurrent, as observed by other CPUs, regardless of the function code.

As observed by other CPUs, all storage operands may be tested for access exceptions before a lock is obtained. (A channel program cannot observe a lock.)

As observed by other CPUs, in all operations except the compare-and-swap operation (which does not have a fourth operand), the fourth operand is accessed while the lock is held only if a comparison of the first-operand comparison value to the second operand while the lock is held has indicated equality. In these operations, the fourth operand is accessed before the lock is held only if a comparison of the first-operand comparison value to the second operand has indicated equality and only if, when DAT is on, an INVALI-DATE PAGE TABLE ENTRY instruction executed by another CPU after the fetch of the second operand will not be the cause of a pagetranslation exception recognized for the fourth operand, which it will if it sets to one the pageinvalid bit in the page-table entry for the fourth operand when this CPU does not have a TLB entry corresponding to that page-table entry. In compare-and-swap-and-double-store compare-and-swap-and-triple-store operations, the sixth operand, and also the eighth operand in the triple-store operation, are treated the same as the fourth operand described above. The reason for this specification about INVALIDATE PAGE TABLE ENTRY is given in programming note 6 on page 7-128.

Provided that accessing of an operand is not prohibited as described in the preceding paragraph, store-type access exceptions may be recognized for the operand even when a store does not occur because of the results of a comparison. storage-alteration PER event is recognized, and a change bit is set, only if a store occurs.

When a comparison is made between an operand comparison value and an operand before the lock is obtained and indicates inequality, the lock still is obtained. The condition code is set only as a result of a comparison made while the lock is held. When condition code 1 or 2 is set, the firstoperand comparison value or third-operand comparison value is replaced only by means of a fetch of the second operand or fourth operand, respectively, made while the lock is held, as observed by other CPUs.

In those cases when a store is performed to the second-operand location and one or more of the fourth-, sixth-, and eighth-operand locations, the store to the second-operand location is always performed last, as observed by other CPUs and by channel programs.

Stores into the parameter list may be performed while the lock is held or after it has been released.

A serialization operation is performed immediately after the lock is obtained and again immediately before it is released. However, values fetched from the parameter list before the lock is obtained are not necessarily refetched. A serialization operation is not performed if the test bit, bit 55 of general register 0, is one.

Access exceptions may be recognized for parameter-list locations even when the locations are not required in the operation. The locations are those beginning at offset 0 and extending up through the last location defined for the function code used.

For the compare-and-load and compare-and-swap operations, the operation is suppressed on all addressing and protection exceptions.

When a nonrecoverable failure of a CPU while holding a lock results in a machine check or entry into the check-stop state, either no storage operands have been changed or else all storage operands that were due to be changed have been correctly changed. The latter may be accomplished by repeating stores that were performed successfully before the failure. Therefore, there may be two single-access store references (possibly the store part of an update reference and then a store reference) to the store-type operands. with the first value stored equal to the second value stored.

Resulting Condition Code:

When test bit is zero:

- All comparisons equal; replacement value or values stored or loaded
- First-operand comparison not equal; firstoperand comparison value replaced
- 2 -- (all operations except double compare and swap)
- 2 First-operand comparison equal but thirdoperand comparison not equal; third-operand comparison value replaced (double compare and swap)
- 3

When test bit is one:

- Function code valid
- 1
- 2
- 3 Function code invalid

Program Exceptions:

- · Access (for all function codes, fetch, except addressing and protection for PLT location, program lock token, model dependent; for all function codes, fetch and store, operand 2; for odd-numbered function codes, fetch and store. parameter list; for function codes 16, 18, 20, and 22, fetch, parameter list; for function codes 0-3, fetch, operand 4; for function codes 8-11, fetch and store, operand 4; for function codes 12-23, store, operand 4; for function codes 16-23, store, operand 6; for function codes 20-23, store, operand 8)
- Specification

Programming Notes:

- 1. An example of the use of the PERFORM LOCKED OPERATION instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. When the contents of storage locations are

- changed by PERFORM LOCKED OPERA-TION instructions that are executed concurrently by different CPUs and that use the same lock, the changes to operands not in the parameter list will be completed by one of the CPUs before they are begun by the other CPU, depending on which CPU first obtains the lock.
- 3. The compare-and-swap functions of PERFORM LOCKED OPERATION are not performed by means of interlocked-update ref-Concurrent store references by erences. another CPU to the storage operands, even if they are interlocked-update references, will interfere unpredictably, in terms of the resulting register and storage contents, with intended operation of PERFORM the LOCKED OPERATION. All changes to the contents of the storage locations must be made by PERFORM LOCKED OPERATION instructions that use the same lock, if predictable storage results are to be obtained.
- 4. Because a nonrecoverable failure of a CPU while executing PERFORM LOCKED OPERA-TION may cause two stores of the same value to a store-type operand, a concurrent store made by another CPU to the same operand but not by executing PERFORM LOCKED OPERATION may be lost.
- 5. When programs in different address spaces are using the same lock when DAT is on, the programs must ensure that they are using PLT logical addresses that are the same and that will be translated to the same real address regardless of the address space in which a translation occurs. Otherwise, the programs may in fact use different locks.
- 6. The section "Storage-Operand References" on page 7-127 contains a specification concerning the INVALIDATE PAGE TABLE ENTRY (IPTE) instruction. The need for the specification is shown by the following example that is possible without the specification.
 - a. CPU 1 begins to execute a PERFORM LOCKED OPERATION instruction with function code 8, which is referred to as PLO.DCS. Operand 2 is a location, Qtail, containing the address (the first-operand comparison value) of the last element, element X, on a queue, and operand 4 is

- a location in that element containing the address (0, the third-operand comparison value) of the next (nonexisting) element on the queue. The purpose of the PLO instruction is to enqueue an element by placing the address of the element (the first-operand and third-operand replacement values) in both operand 2 and operand 4. With the lock not held, the PLO instruction fetches operand 2 and compares it, with an equal result, to the first-operand comparison value.
- b. CPU 2 completely executes a PLO.DCS instruction to dequeue element X, which is the only element on the queue, from the queue. The PLO instruction stores 0 in Qtail and also in Qhead, which is a location containing the address of the first element on the queue. The program on CPU 2 processes the dequeued element and then invokes the freemain service of the control program to deallocate the storage containing the element. freemain service uses IPTE to set the page-invalid bit to one in the page-table entry for the page containing element X. The IPTE instruction immediately sets the page-invalid bit to one, and then it waits for the signal that all other CPUs have cleared their TLBs of entries corresponding to the page.
- c. CPU 1 attempts to fetch operand 4. CPU 1 does not have a TLB entry for the operand-4 page. CPU 1 signals CPU 2 that the CPU 2 IPTE instruction may proceed.

- d. CPU 2 completes its IPTE instruction. The program on CPU 2 sets a software bit in the page-table entry to one to indicate that the page has been freemained and that, therefore, a reference to the page should result in presentation by the control program of an addressing exception to the program making the reference.
- e. CPU 1 attempts to do DAT for operand 4 and sees that the page-invalid bit is one. CPU 1 performs a program interruption indicating a page-translation exception. The exception handler sees that the software bit indicating freemained is one, and it presents an addressing exception to the CPU 1 program, which causes an abend of the program.

If CPU 1 had had a TLB entry for the page, its PLO instruction would not have been interrupted, and the comparison of the firstoperand comparison value to the second operand while the lock was held would indicate that CPU 2 had changed the second operand. The PLO instruction would set condition code 1. If CPU 1 did not have a TLB entry but IPTE could not set the page-invalid bit to one while CPU 1 was executing an instruction, CPU 1 could successfully translate the operand-4 address and, again, discover while the lock was held that operand 2 had changed. The case when operand 2 points to element X but the freemained bit for the element-X page is one is a programming

7. Figure 7-22 on page 7-130 summarizes the results of the operation.





Figure 7-22. Summary of PERFORM LOCKED OPERATION Results

ROTATE LEFT SINGLE LOGICAL



The 32-bit or 64-bit third operand is rotated left the number of bits specified by the second-operand address, and the result is placed at the firstoperand location. The third operand remains unchanged in general register R3. For ROTATE LEFT SINGLE LOGICAL (RLL), bits 0-31 of general registers R1 and R3 remain unchanged.

The second-operand address is not used to address data; its rightmost six bits indicate the number of bit positions to be rotated. remainder of the address is ignored.

For RLL, the first and third operands are in bit positions 32-63 of general registers R₁ and R₃, respectively. For RLLG, the operands are in bit positions 0-63 of the registers.


All 32 or 64 bits of the third operand participate in a left shift. Each bit shifted out of the leftmost bit position of the operand reenters in the rightmost bit position of the operand.

Condition Code: The code remains unchanged.

Program Exceptions: None.

SEARCH STRING

SRST R1,R2 [RRE]



The second operand is searched until a specified character is found, the end of the second operand is reached, or a CPU-determined number of bytes have been searched, whichever occurs first. The CPU-determined number is at least 256. result is indicated in the condition code.

The location of the leftmost byte of the second operand is designated by the contents of general register R₂. The location of the first byte after the second operand is designated by the contents of general register R1.

The handling of the addresses in general registers R₁ and R₂ is dependent on the addressing mode. In the 24-bit addressing mode, the contents of bit positions 40-63 of general registers R₁ and R₂ constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of the registers constitute the address, and the contents of bit positions 0-32 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 constitute the address.

In the access-register mode, the address space containing the second operand is specified only by means of access register R2. The contents of access register R₁ are ignored.

The character for which the search occurs is specified in bit positions 56-63 of general register 0. Bit positions 32-55 of general register 0 are reserved for possible future extensions and must contain all zeros; otherwise, a specification exception is recognized.

The operation proceeds left to right and ends as soon as the specified character has been found in the second operand, the address of the next second-operand byte to be examined equals the general register R₁, in CPU-determined number of second-operand bytes have been examined, whichever occurs first. The CPU-determined number is at least 256. When the specified character is found, condition code 1 is set. When the address of the next secondoperand byte to be examined equals the address in general register R1, condition code 2 is set. When a CPU-determined number of secondoperand bytes have been examined, condition code 3 is set. When the CPU-determined number of second-operand bytes have been examined and the address of the next second-operand byte is in general register R1, it is unpredictable whether condition code 2 or 3 is set.

When condition code 1 is set, the address of the specified character found in the second operand is placed in general register R₁, and the contents of general register R2 remain unchanged. condition code 3 is set, the address of the next byte to be processed in the second operand is placed in general register R2, and the contents of general register R₁ remain unchanged. When condition code 2 is set, the contents of general registers R1 and R2 remain unchanged. Whenever an address is placed in a general register, bits 32-39 of the register, in the 24-bit addressing mode, or bit 32, in the 31-bit addressing mode, are set to zeros. Bits 0-31 of the R1 and R2 registers always remain unchanged in the 24-bit or 31-bit mode.

The amount of processing that results in the setting of condition code 3 is determined by the CPU on the basis of improving system performance, and it may be a different amount each time the instruction is executed.

Access exceptions for the second operand are recognized only for that portion of the operand that is necessarily examined.

The storage-operand-consistency rules are the same as for the COMPARE LOGICAL LONG instruction.

Resulting Condition Code:

0

- Specified character found; general register R1 1 updated with address of character; general register R2 unchanged
- Specified character not found in entire second operand; general registers R1 and R2 unchanged
- CPU-determined number of bytes searched: general register R1 unchanged; general register R2 updated with address of next byte

Program Exceptions:


- Access (fetch, operand 2)
- Specification

Programming Notes:

- 1. Examples of the use of the SEARCH STRING instruction are given in Appendix A, "Number Representation and Instruction-Use Examples"
- 2. When condition code 3 is set, the program can simply branch back to the instruction to continue the search. The program need not determine the number of bytes that were searched.
- 3. When the address in general register R1 equals the address in general register R2, condition code 2 is set immediately, and access exceptions are not recognized. When the address in general register R1 is less than the address in general register R2, condition code 2 can be set only if the operand wraps around from the top of storage to location 0.
- 4. R₁ or R₂ may be zero, in which case general register 0 is treated as containing an address and also the specified character.
- 5. When it is desired to search a string of unknown length for its ending character, and assuming that (1) the string does not start below location 256 (or below location 1 if the ending character is 00 hex), (2) the string does not wrap around to location 0, and (3) the specified character in general register 0 need not be preserved, then R1 can be zero in order to have SEARCH STRING use only two general registers instead of three.

SET ACCESS

SAR [RRE] R1,R2




The contents of bit positions 32-63 of general register R2 are placed in access register R1.


Condition Code: The code remains unchanged.

Program Exceptions: None.

SET ADDRESSING MODE

SAM24 [E]







The addressing mode is set by setting the extended-addressing-mode bit, bit 31 of the current PSW, and the basic-addressing-mode bit, bit 32 of the current PSW, as follows:

Instruc-	PSW Bit	PSW Bit	Resulting		
tion	31	32	Addressing Mode		
SAM24	0	0	24-bit		
SAM31	0	1	31-bit		
SAM64	1	1	64-bit		

The instruction address in the PSW is updated under the control of the new addressing mode, as follows. The value 2 (the instruction length) is added to the contents of bit positions 64-127 of the PSW, or the value 4 is added if the instruction

is the target of EXECUTE. In either case, a carry out of bit position 0 is ignored. Then bits 64-103 of the PSW are set to zeros if the new addressing mode is the 24-bit mode, or bits 64-96 are set to zeros if the new addressing mode is the 31-bit mode.

The instruction is completed only if the new addressing mode and the unupdated instruction address in the PSW are a valid combination. When the new addressing mode is to be the 24-bit mode, bits 64-103 of the unupdated PSW must be all zeros, or, when the new addressing mode is to be the 31-bit mode, bits 64-96 of the unupdated PSW must be all zeros; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.


Program Exceptions:

- Specification (SAM24 and SAM31 only)
- Trace

Programming Note: Checking the unupdated instruction address prevents completion in two major cases: the instruction is located at address 224 or above and the new addressing mode is to be the 24-bit mode, or the instruction is located at address 231 or above and the new addressing mode is to be the 24-bit or 31-bit mode. In these cases, if the instruction were completed, the updating of the instruction address under the control of the new addressing mode would cause one or more leftmost bits of the address to be set to zeros, which would cause the next instruction to be fetched from other than the next sequential location. This action is sometimes called a "wild branch." A wild branch still can occur if the instruction is located at 224 - 2 or 231 - 2, or at 224 - 4 or 231 - 4 if EXECUTE is used.

SET PROGRAM MASK

SPM Rı [RR]



The first operand is used to set the condition code and the program mask of the current PSW.

Bits 34 and 35 of general register R₁ replace the condition code, and bits 36-39 replace the program mask. Bits 0-33 and 40-63 of general register R₁ are ignored.

Condition Code: The code is set as specified by bits 34 and 35 of general register R₁.

Program Exceptions: None.

Programming Notes:

- 1. Bits 34-39 of the general register may have been loaded from the PSW by execution of BRANCH AND LINK in the 24-bit addressing mode or by execution of INSERT PROGRAM MASK in either the 24-bit or 31-bit addressing mode.
- 2. SET PROGRAM MASK permits setting of the condition code and the mask bits in either the problem state or the supervisor state.
- 3. The program should take into consideration that the setting of the program mask can have a significant effect on subsequent execution of the program. Not only do the four mask bits control whether the corresponding interruptions occur, but the exponent-underflow and significance masks also determine the result which is obtained.

SHIFT LEFT DOUBLE

SLDA R1,D2(B2) [RS]



The 63-bit numeric part of the signed first operand is shifted left the number of bits specified by the second-operand address, and the result is placed at the first-operand location. The first operand consists of bits 32-63 of general register R1 followed on the right by bits 32-63 of general register $R_1 + 1$.

The R₁ field designates an even-odd pair of general registers and must designate an evennumbered register; otherwise, a specification exception is recognized.

The second-operand address is not used to address data; its rightmost six bits indicate the

number of bit positions to be shifted. The remainder of the address is ignored.

The first operand is treated as a 64-bit signed binary integer. The sign bit of the first operand, bit 32 of the even-numbered register, remains unchanged. Bit position 32 of the odd-numbered register contains a numeric bit, which participates in the shift in the same manner as the other numeric bits. Zeros are supplied to the vacated bit positions on the right. Bits 0-31 of general registers R₁ and R₁ + 1 remain unchanged.

If one or more bits unlike the sign bit are shifted out of bit position 33 of the even-numbered register, an overflow occurs, and condition code 3 is set. If the fixed-point-overflow mask bit is one, a program interruption for fixed-point overflow occurs.

Resulting Condition Code:

- 0 Result zero; no overflow
- Result less than zero; no overflow 1
- 2 Result greater than zero; no overflow
- Overflow

Program Exceptions:

- · Fixed-point overflow
- Specification


Programming Notes:

- 1. An example of the use of the SHIFT LEFT DOUBLE instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. The eight shift instructions that are in both ESA/390 and z/Architecture provide the following three pairs of alternatives for 32 bits in one general register or, for double, in each of two general registers: left or right, single or double, and signed or logical. The four additional shift instructions in z/Architecture provide left or right, signed or logical shifts of 64 bits in one general register. The signed shifts differ from the logical shifts in that, in the signed shifts, overflow is recognized, the condition code is set, and the leftmost bit participates as a sign.

- 3. A zero shift amount in the two signed doubleshift operations provides a double-length sign and magnitude test.
- 4. The base register participating in the generation of the second-operand address permits indirect specification of the shift amount by means of placement of the shift amount in the base register. A zero in the B2 field indicates the absence of indirect shift specification.

SHIFT LEFT DOUBLE LOGICAL

SLDL R₁,D₂(B₂) [RS]



The 64-bit first operand is shifted left the number of bits specified by the second-operand address, and the result is placed at the first-operand location. The first operand consists of bits 32-63 of general register R1 followed on the right by bits 32-63 of general register R₁ + 1.

The R₁ field designates an even-odd pair of general registers and must designate an evennumbered register; otherwise, a specification exception is recognized.

The second-operand address is not used to address data; its rightmost six bits indicate the number of bit positions to be shifted. remainder of the address is ignored.

All 64 bits of the first operand participate in the shift. Bits shifted out of bit position 32 of the even-numbered register are not inspected and are lost. Zeros are supplied to the vacated bit positions on the right. Bits 0-31 of general registers R_1 and $R_1 + 1$ remain unchanged.

Condition Code: The code remains unchanged.

Program Exceptions:

Specification

SHIFT LEFT SINGLE

SLA [RS] R1,D2(B2) '8B' Rı 1111 В2 D2 0 8 12 16 20 31 SLAG R1, R3, D2 (B2) [RSE] 'FB' //////// '0B' Rı Rз В2 D2 0 12 16 20 32

For SHIFT LEFT SINGLE (SLA), the 31-bit numeric part of the signed first operand is shifted left the number of bits specified by the secondoperand address, and the result is placed at the first-operand location. Bits 0-31 of general register R₁ remain unchanged.

For SHIFT LEFT SINGLE (SLAG), the 63-bit numeric part of the signed third operand is shifted left the number of bits specified by the secondoperand address, and the result, with the sign bit of the third operand appended on its left, is placed at the first-operand location. The third operand remains unchanged in general register R₃.

The second-operand address is not used to address data; its rightmost six bits indicate the number of bit positions to be shifted. remainder of the address is ignored.

For SLA, the first operand is treated as a 32-bit signed binary integer in bit positions 32-63 of general register R1. The sign of the first operand remains unchanged. All 31 numeric bits of the operand participate in the left shift.

For SLAG, the first and third operands are treated as 64-bit signed binary integers in bit positions 0-63 of general registers R₁ and R₃, respectively. The sign of the first operand is set equal to the sign of the third operand. All 63 numeric bits of the third operand participate in the left shift.

For SLA or SLAG, zeros are supplied to the vacated bit positions on the right.

If one or more bits unlike the sign bit are shifted out of bit position 33, for SLA, or 1, for SLAG, an overflow occurs, and condition code 3 is set. If the fixed-point-overflow mask bit is one, a program interruption for fixed-point overflow occurs.

Resulting Condition Code:

- Result zero: no overflow
- 1 Result less than zero; no overflow
- 2 Result greater than zero; no overflow
- Overflow

Program Exceptions:

· Fixed-point overflow

Programming Notes:

- 1. An example of the use of the SHIFT LEFT SINGLE instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. For SHIFT LEFT SINGLE (SLA), for numbers with a value greater than or equal to -230 and less than 230, a left shift of one bit position is equivalent to multiplying the number by 2. For SHIFT LEFT SINGLE (SLAG), the comparable values are -262 and 262.
- 3. For SHIFT LEFT SINGLE (SLA), shift amounts from 31 to 63 cause the entire numeric part to be shifted out of the register, leaving a result of the maximum negative number or zero, depending on whether or not the initial contents were negative. For SHIFT LEFT SINGLE (SLAG), a shift amount of 63 causes the same effect.

SHIFT LEFT SINGLE LOGICAL

SLL [RS] R1,D2(B2) 1891 Rı //// В2 D2 0 8 12 16 20 31 SLLG R1, R3, D2 (B2) [RSE] 'EB' Rı Rз B2 D2 //////// '0D' 0 8 12 16 20 32 40 47

For SHIFT LEFT SINGLE LOGICAL (SLL), the 32-bit first operand is shifted left the number of bits specified by the second-operand address, and the result is placed at the first-operand location.

Bits 0-31 general register R₁ remain of unchanged.

For SHIFT LEFT SINGLE LOGICAL (SLLG), the 64-bit third operand is shifted left the number of bits specified by the second-operand address, and the result is placed at the first-operand location. The third operand remains unchanged in general register R3.

The second-operand address is not used to address data; its rightmost six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

For SLL, the first operand is in bit positions 32-63 of general register R1. All 32 bits of the operand participate in the left shift.

For SLLG, the first and third operands are in bit positions 0-63 of general registers R1 and R3, respectively. All 64 bits of the third operand participate in the left shift.

For SLL or SLLG, zeros are supplied to the vacated bit positions on the right.

Condition Code: The code remains unchanged.

Program Exceptions: None.

SHIFT RIGHT DOUBLE

SRDA
$$R_1,D_2(B_2)$$
 [RS]

The 63-bit numeric part of the signed first operand is shifted right the number of bits specified by the second-operand address, and the result is placed at the first-operand location. The first operand consists of bits 32-63 of general register R1 followed on the right by bits 32-63 of general register $R_1 + 1$.

The R₁ field designates an even-odd pair of general registers and must designate an evennumbered register; otherwise, a specification exception is recognized.

The second-operand address is not used to address data; its rightmost six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

The first operand is treated as a 64-bit signed binary integer. The sign bit of the first operand, bit 32 of the even-numbered register, remains unchanged. Bit position 32 of the odd-numbered register contains a numeric bit, which participates in the shift in the same manner as the other numeric bits. Bits shifted out of bit position 63 of the odd-numbered register are not inspected and are lost. Bits equal to the sign are supplied to the vacated bit positions on the left. Bits 0-31 of general registers R₁ and R₁ + 1 remain unchanged.

Resulting Condition Code:


- Result zero
- 1 Result less than zero
- 2 Result greater than zero
- 3

Program Exceptions:

Specification

SHIFT RIGHT DOUBLE LOGICAL

SRDL R1, D2 (B2) [RS]



The 64-bit first operand is shifted right the number of bits specified by the second-operand address, and the result is placed at the first-operand location. The first operand consists of bits 32-63 of general register R1 followed on the right by bits 32-63 of general register R₁ + 1.

The R₁ field designates an even-odd pair of general registers and must designate an evennumbered register; otherwise, a specification exception is recognized.

The second-operand address is not used to address data; its rightmost six bits indicate the number of bit positions to be shifted. remainder of the address is ignored.


All 64 bits of the first operand participate in the shift. Bits shifted out of bit position 63 of the oddnumbered register are not inspected and are lost. Zeros are supplied to the vacated bit positions on the left. Bits 0-31 of general registers R_1 and R_1 + 1 remain unchanged.

Condition Code: The code remains unchanged.

Program Exceptions:

Specification

SHIFT RIGHT SINGLE



For SHIFT RIGHT SINGLE (SRA), The 31-bit numeric part of the signed first operand is shifted right the number of bits specified by the second-operand address, and the result is placed at the first-operand location. Bits 0-32 of general register R₁ remain unchanged.

For SHIFT RIGHT SINGLE (SRAG), the 63-bit numeric part of the signed third operand is shifted right the number of bits specified by the second-operand address, and the result, with the sign bit of the third operand appended on its left, is placed at the first-operand location. The third operand remains unchanged in general register R₃.

The second-operand address is not used to address data; its rightmost six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

For SRA, The first operand is treated as a 32-bit signed binary integer in bit positions 32-63 of general register R₁. The sign of the first operand remains unchanged. All 31 numeric bits of the operand participate in the right shift.

For SRAG, the first and third operands are treated as 64-bit signed binary integers in bit positions 0-63 of general registers R₁ and R₃, respectively.

The sign of the first operand is set equal to the sign of the third operand. All 63 numeric bits of the third operand participate in the right shift.

For SRA or SRAG, bits shifted out of bit position 63 are not inspected and are lost. Bits equal to the sign are supplied to the vacated bit positions on the left.

Resulting Condition Code:


- 0 Result zero
- 1 Result less than zero
- 2 Result greater than zero
- 3 -

Program Exceptions: None.

Programming Notes:

- 1. A right shift of one bit position is equivalent to division by 2 with rounding downward. When an even number is shifted right one position, the result is equivalent to dividing the number by 2. When an odd number is shifted right one position, the result is equivalent to dividing the *next lower* number by 2. For example, +5 shifted right by one bit position yields +2, whereas -5 yields -3.
- 2. For SHIFT RIGHT SINGLE (SRA), shift amounts from 31 to 63 cause the entire numeric part to be shifted out of the register, leaving a result of -1 or zero, depending on whether or not the initial contents were negative. For SHIFT RIGHT SINGLE (SRAG), a shift amount of 63 causes the same effect.

SHIFT RIGHT SINGLE LOGICAL



For SHIFT RIGHT SINGLE LOGICAL (SRL), the 32-bit first operand is shifted right the number of

bits specified by the second-operand address, and the result is placed at the first-operand location. Bits 0-31 of general register R₁ unchanged.

For SHIFT RIGHT SINGLE LOGICAL (SRLG), the 64-bit third operand is shifted right the number of bits specified by the second-operand address, and the result is placed at the first-operand location. The third operand remains unchanged in general register R₃.

The second-operand address is not used to address data; its rightmost six bits indicate the number of bit positions to be shifted. remainder of the address is ignored.

For SRL, the first operand is in bit positions 32-63 of general register R1. All 32 bits of the operand participate in the right shift.


For SRLG, the first and third operands are in bit positions 0-63 of general registers R₁ and R₃, respectively. All 64 bits of the third operand participate in the right shift.

For SRL or SRLG, bits shifted out of bit position 63 are not inspected and are lost. Zeros are supplied to the vacated bit positions on the left.

Condition Code: The code remains unchanged.

Program Exceptions: None.

STORE



The first operand is placed unchanged at the second-operand location.

For STORE (ST), the operands are 32 bits, and, for STORE (STG), the operands are 64 bits.

Condition Code: The code remains unchanged.

Program Exceptions:

• Access (store, operand 2)

STORE ACCESS MULTIPLE

STAM R₁,R₃,D₂(B₂) [RS] '9B' Rı Rз В2 D2



The contents of the set of access registers starting with access register R1 and ending with access register R₃ are stored at the locations designated by the second-operand address.

The storage area where the contents of the access registers are placed starts at the location designated by the second-operand address and continues through as many storage words as the number of access registers specified. The contents of the access registers are stored in ascending order of their register numbers, starting with access register R1 and continuing up to and including access register R3, with access register 0 following access register 15. The contents of the access registers remain unchanged.

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.


Condition Code: The code remains unchanged.

Program Exceptions:

- Access (store, operand 2)
- Specification

STORE CHARACTER

STC R1, D2 (X2, B2) [RX]



Bits 56-63 of general register R₁ are placed unchanged at the second-operand location. The second operand is one byte in length.


Condition Code: The code remains unchanged.


Program Exceptions:

• Access (store, operand 2)

STORE CHARACTERS UNDER MASK

STCM $R_1, M_3, D_2(B_2)$ [RS]





Bytes selected from general register R₁ under control of a mask are placed at contiguous byte locations beginning at the second-operand address.

The contents of the M₃ field are used as a mask. These four bits, left to right, correspond one for one with four bytes, left to right, of general register R1. For STORE CHARACTERS UNDER MASK (STCM), the four bytes to which the mask bits correspond are in bit positions 32-63 of general register R1. For STORE CHARACTERS UNDER MASK (STCMH), the four bytes are in the highorder half, bit positions 0-31, of the register. The bytes corresponding to ones in the mask are placed in the same order at successive and contiguous storage locations beginning at the secondoperand address. When the mask is not zero, the length of the second operand is equal to the number of ones in the mask. The contents of the general register remain unchanged.

When the mask is not zero, exceptions associated with storage-operand accesses are recognized only for the number of bytes specified by the mask.

When the mask is zero, the single byte designated by the second-operand address remains unchanged; however, on some models, the value may be fetched and subsequently stored back unchanged at the same storage location. This update appears to be an interlocked-update reference as observed by other CPUs.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (store, operand 2)

Programming Notes:

- An example of the use of the STORE CHAR-ACTERS UNDER MASK instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- STORE CHARACTERS UNDER MASK with a mask of 0111 may be used to store a threebyte address, for example, in modifying the address in a CCW.
- STORE CHARACTERS UNDER MASK (STCM) with a mask of 1111, 0011, or 0001 performs the same function as STORE (ST), STORE HALFWORD, or STORE CHAR-ACTER, respectively. However, on most models, the performance of STORE CHAR-ACTERS UNDER MASK is slower.
- 4. Using STORE CHARACTERS UNDER MASK with a zero mask should be avoided since this instruction, depending on the model, may perform a fetch and store of the single byte designated by the second-operand address. This reference is not interlocked against accesses by channel programs. In addition, it may cause any of the following to occur for the byte designated by the second-operand address: a PER storage-alteration event may be recognized: access exceptions may be recognized: and, provided no access exceptions exist, the change bit may be set to one. Because the contents of storage remain unchanged, the change bit may or may not be one when a PER storage-alteration event is recognized.

STORE CLOCK

STCK D₂(B₂) [S]

'B205' B₂ D₂

0 16 20 31

The current value of bits 0-63 of the TOD clock is stored in the eight-byte field designated by the second-operand address, provided the clock is in the set, stopped, or not-set state.

When the clock is stopped, zeros are stored in positions to the right of the rightmost bit position that is incremented when the clock is running. When the value of a running clock is stored, nonzero values may be stored in positions to the right of the rightmost incremented bit; this is to ensure that a unique value is stored.

Zeros are stored for the rightmost bit positions that are not provided by the clock.

Zeros are stored at the operand location when the clock is in the error state or the not-operational state.

The quality of the clock value stored by the instruction is indicated by the resultant conditioncode setting.

A serialization function is performed before the value of the clock is fetched and again after the value is placed in storage.

Resulting Condition Code:

- 0 Clock in set state
- Clock in not-set state 1
- 2 Clock in error state
- Clock in stopped state or not-operational state

Program Exceptions:


Access (store, operand 2)

Programming Notes:

- 1. Bit position 31 of the clock is incremented every 1.048576 seconds; hence, for timing applications involving human responses, the leftmost clock word may provide sufficient resolution.
- 2. Condition code 0 normally indicates that the clock has been set by the control program. Accordingly, the value may be used in elapsed-time measurements and as a valid time-of-day and calendar indication. Condition code 1 indicates that the clock value is the elapsed time since the power for the clock was turned on. In this case, the value may be used in elapsed-time measurements but is not a valid time-of-day indication. Condition


- codes 2 and 3 mean that the value provided by STORE CLOCK cannot be used for time measurement or indication.
- 3. Condition code 3 indicates that the clock is in either the stopped state or the not-operational state. These two states can normally be distinguished because an all-zero value is stored when the clock is in the not-operational state.
- 4. If a problem program written for z/Architecture is to be executed also on a system in the System/370 mode, then the program should take into account that, in the System/370 mode, the value stored when the condition code is 2 is not necessarily zero.

STORE CLOCK EXTENDED



The current value of bits 0-103 of the TOD clock is stored in byte positions 1-13 of the sixteen-byte field designated by the second-operand address, provided the clock is in the set, stopped, or not-set state. Zeros are stored in byte position 0. The TOD programmable field, bits 16-31 of the TOD programmable register, is stored in byte positions 14 and 15.

The operand just described has the following format:



When the clock is stopped, zeros are stored in the clock value in positions to the right of the rightmost bit position that is incremented when the clock is running. The programmable field still is stored.

When the value of a running clock is stored, the value in bit positions 64-103 of the clock (bit positions 72-111 of the storage operand) is always nonzero; this ensures that values stored by STORE CLOCK EXTENDED are unique when compared with values stored by STORE CLOCK and extended with zeros.

Zeros are stored at the operand location when the clock is in the error state or the not-operational state.

The quality of the clock value stored by the instruction is indicated by the resultant conditioncode setting.

A serialization function is performed before the value of the clock is fetched and again after the value is placed in storage.

Resulting Condition Code:

- Clock in set state
- Clock in not-set state 1
- 2 Clock in error state
- Clock in stopped state or not-operational state

Program Exceptions:

Access (store, operand 2)

Programming Notes:

- 1. Condition code 0 normally indicates that the clock has been set by the control program. Accordingly, the value may be used in elapsed-time measurements and as a valid time-of-day and calendar indication. Condition code 1 indicates that the clock value is the elapsed time since the power for the clock was turned on. In this case, the value may be used in elapsed-time measurements but is not a valid time-of-day indication. Condition codes 2 and 3 mean that the value provided by STORE CLOCK EXTENDED cannot be used for time measurement or indication.
- 2. Programming notes beginning on page 4-38 show hex values related to the value of the TOD clock as it is stored by the STORE CLOCK instruction. Notes 3-5, below, are repetitions of those notes except with the text

- and hex values adjusted so they apply to bits 0-71 of the value stored by STORE CLOCK EXTENDED.
- 3. The following chart shows the time interval between instants at which various bits of the TOD-clock value stored by STORE CLOCK EXTENDED are stepped. This time value may also be considered as the weighted time value that the bit, when one, represents. The bit numbers are those of the STORE CLOCK EXTENDED operand.

STCKE		Steppi	ng Int	terval	
Bit	Days	Hours	Min.	Second	ds
59 55 51				0.000 0.000 0.000	016
47 43 39				0.004 0.065 1.048	536
35 31 27		1	4 11		456
23 19 15 11		19 17 14 19	5 25 43 29	11.627 6.044	776 416

4. The following chart shows the setting of bits 0-63 of the STORE CLOCK EXTENDED operand for 00:00:00 (0 am), UTC time, for several dates: January 1, 1900, January 1, 1972, and for that instant in time just after each of the 22 leap seconds that have occurred through January, 1999. these leap seconds was inserted in the UTC time scale beginning at 23:59:60 UTC of the day previous to the one listed and ending at 00:00:00 UTC of the day listed.

Year Mth Day Leap STCKE Value Bits 0- 1900 1 1 0000 0000 00 1972 1 1 0081 26D6 0E	63 90 0000
1972 1 1 0081 26D6 0E	46 0000
	1E 2400
1972 7 1 1 0082 0BA9 81	
1973 1 1 2 0082 F300 AE	E2 4800
1974 1 1 3 0084 BDE9 71	14 6C00
1975 1 1 4 0086 88D2 33	46 9000
1976 1 1 5 0088 53BA F5	78 B400
1977 1 1 6 008A 1FE5 95	20 D800
1978 1 1 7 008B EACE 57	52 FC00
1979 1 1 8 008D B5B7 19	35 2000
1980 1 1 9 008F 809F DB	B7 4400
1981 7 1 10 0092 305C 0F	CD 6800
1982 7 1 11 0093 FB44 D1	FF 8C00
1983 7 1 12 0095 C62D 94	31 B000
1985 7 1 13 0099 5D40 F5	17 D400
1988 1 1 14 009D DA69 A5	57 F800
1990 1 1 15 00A1 717D 06	3E 1C00
1991 1 1 16 00A3 3C65 C8	
1992 7 1 17 00A5 EC21 FC	86 6400
1993 7 1 18 00A7 B70A BE	B8 8800
1994 7 1 19 00A9 81F3 80	EA ACOO
1996 1 1 20 00AC 3433 6F	
1997 7 1 21 00AE E3EF A4	92 F400
1999 1 1 22 00B1 962F 93	95 1800

5. The stepping value of TOD-clock bit position 63, if implemented, is 2-12 microseconds, or approximately 244 picoseconds. This value is called a clock unit.


The following chart shows various time intervals in clock units expressed in hexadecimal notation. The chart shows the values stored in bit positions 0-71 of the STORE CLOCK EXTENDED operand. Bit 71 of the operand represents a clock unit.

Interval	Clock Units (Hex) Bits 0-71				
1 microsecond 1 millisecond 1 second 1 minute 1 hour			3938 693A	0010 3E80 2400 7000 4000	00 00 00 00
1 day 365 days 366 days 1,461 days*	0001	CAE8	C13E 9EB4	0000	00

^{*} Number of days in four years, including a leap year. Note that the year 1900 was not a leap year. Thus, the four-year span starting in 1900 has only 1,460 days.

STORE HALFWORD

STH R1, D2 (X2, B2) [RX]



Bits 48-63 of general register R₁ are placed unchanged at the second-operand location. The second operand is two bytes in length.


Condition Code: The code remains unchanged.

Program Exceptions:


Access (store, operand 2)

STORE MULTIPLE

STM R1, R3, D2 (B2) [RS]



STMG R1, R3, D2 (B2) [RSE]



The contents of bit positions of the set of general registers starting with general register R1 and ending with general register R3 are placed in the storage area beginning at the location designated by the second-operand address and continuing through as many locations as needed.

For STORE MULTIPLE (STM), the contents of bit positions 32-63 of the general registers are stored in successive four-byte fields beginning at the second-operand address. For STORE MULTIPLE (STMG), the contents of bit positions 0-63 of the general registers are stored in successive eightbyte fields beginning at the second-operand address.

The general registers are stored in the ascending order of their register numbers, starting with general register R1 and continuing up to and including general register R3, with general register 0 following general register 15.


Condition Code: The code remains unchanged.

Program Exceptions:

• Access (store, operand 2)

Programming Note: An example of the use of the STORE MULTIPLE instruction is given in Representation Appendix A. "Number Instruction-Use Examples."

STORE MULTIPLE HIGH



The contents of the high-order halves, bit positions 0-31, of the set of general registers starting with general register R1 and ending with general register R₃ are placed in the storage area beginning at the location designated by the second-operand address and continuing through as many locations as needed, that is, the contents of bit positions 0-31 are stored in successive four-byte fields beginning at the second-operand address. 32-63 of the registers are ignored.

The general registers are stored in the ascending order of their register numbers, starting with general register R1 and continuing up to and including general register R3, with general register 0 following general register 15.


Condition Code: The code remains unchanged.

Program Exceptions:

Access (store, operand 2)

Programming Note: All combinations of register numbers specified by R1 and R3 are valid. When the register numbers are equal, only four bytes are transmitted. When the number specified by R₃ is less than the number specified by R₁, the register numbers wrap around from 15 to 0.

STORE PAIR TO QUADWORD



The quadword first operand is stored at the I second-operand location. The store at the second-operand location appears to be quadword concurrent as observed by other CPUs. The left doubleword of the first operand is in general register R₁, and the right doubleword is in general register R₁ + 1.

The R₁ field designates an even-odd pair of general registers and must designate an evennumbered register. The second operand must be designated on a quadword boundary. Otherwise, a specification exception is recognized.


Condition Code: The code remains unchanged.

Program Exceptions:

- Access (store, operand 2)
- Specification

Programming Note: The STORE MULTIPLE (STM or STMG) instruction does not necessarily provide quadword-concurrent access.

STORE REVERSED



The first operand is placed at the second-operand location with the left-to-right sequence of the bytes reversed.

For STORE REVERSED (STRVH), the first operand is two bytes in bit positions 48-63 of general register R1. For STORE REVERSED (STRV), the first operand is four bytes in bit positions 32-63 of general register R1. For STORE REVERSED (STRVG), the first operand is eight bytes in bit positions 0-63 of general register R₁.

Condition Code: The code remains unchanged.

Program Exceptions:

Access (store, operand 2)


Programming Notes:

- 1. The instruction can be used to convert two, four, or eight bytes from a "little-endian" format to a "big-endian" format, or vice versa. In the big-endian format, the bytes in a left-to-right sequence are in the order most significant to least significant. In the little-endian format, the bytes are in the order least significant to For example, the bytes most significant. ABCD in the big-endian format are DCBA in the little-endian format.
- 2. The storage-operand references of STORE REVERSED may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)

SUBTRACT

SR

[RR]



The second operand is subtracted from the first operand, and the difference is placed at the firstoperand location. For SUBTRACT (SR, S), the operands and the difference are treated as 32-bit signed binary integers. For SUBTRACT (SGR, SG), they are treated as 64-bit signed binary integers. For SUBTRACT (SGFR, SGF), the second operand is treated as a 32-bit signed binary integer, and the first operand and the difference are treated as 64-bit signed binary integers.

When there is an overflow, the result is obtained by allowing any carry into the sign-bit position and ignoring any carry out of the sign-bit position, and condition code 3 is set. If the fixed-point-overflow mask is one, a program interruption for fixed-point overflow occurs.

Resulting Condition Code:

- Result zero; no overflow
- 1 Result less than zero; no overflow
- 2 Result greater than zero; no overflow
- 3 Overflow

Program Exceptions:

· Access (fetch, operand 2 of S, SG, and SGF only)


Fixed-point overflow

Programming Notes:

- 1. For SR and SGR, when R₁ and R₂ designate the same register, subtracting is equivalent to clearing the register.
- 2. Subtracting a maximum negative number from itself gives a zero result and no overflow.

SUBTRACT HALFWORD

SH $R_1,D_2(X_2,B_2)$ [RX]



The second operand is subtracted from the first operand, and the difference is placed at the first-operand location. The second operand is two bytes in length and is treated as a 16-bit signed binary integer. The first operand and the difference are treated as 32-bit signed binary integers.

When there is an overflow, the result is obtained by allowing any carry into the sign-bit position and ignoring any carry out of the sign-bit position, and condition code 3 is set. If the fixed-point-overflow mask is one, a program interruption for fixed-point overflow occurs.

Resulting Condition Code:

- 0 Result zero; no overflow
- 1 Result less than zero; no overflow
- 2 Result greater than zero; no overflow
- 3 Overflow


Program Exceptions:

- Access (fetch, operand 2)
- · Fixed-point overflow

Programming Note: The function of a SUBTRACT HALFWORD IMMEDIATE instruction, which is an instruction not provided, can be obtained by using an ADD HALFWORD IMMEDIATE instruction with a negative I₂ field.

SUBTRACT LOGICAL


SLR R1,R2 [RR]




SLGR R1,R2 [RRE]




SLGFR R1,R2 [RRE]




SL $R_1,D_2(X_2,B_2)$ [RX]



SLG $R_1,D_2(X_2,B_2)$ [RXE]



SLGF $R_1,D_2(X_2,B_2)$ [RXE]



The second operand is subtracted from the first operand, and the difference is placed at the first-operand location. For SUBTRACT LOGICAL (SLR, SL), the operands and the difference are treated as 32-bit unsigned binary integers. For SUBTRACT LOGICAL (SLGR, SLG), they are treated as 64-bit unsigned binary integers. For SUBTRACT LOGICAL (SLGFR, SLGF) the second operand is treated as a 32-bit unsigned binary integer, and the first operand and the difference are treated as 64-bit unsigned binary integers.

Resulting Condition Code:

0

1 Result not zero: borrow

2 Result zero; no borrow

3 Result not zero; no borrow

Program Exceptions:


· Access (fetch, operand 2 of SL, SLG, and SLGF only)

Programming Notes:


- 1. Logical subtraction is performed by adding the one's complement of the second operand and a value of one to the first operand. The use of the one's complement and the value of one instead of the two's complement of the second operand results in a carry when the second operand is zero.
- 2. SUBTRACT LOGICAL differs from SUB-TRACT only in the meaning of the condition code and in the absence of the interruption for overflow.
- 3. A zero difference is always accompanied by a carry out of bit position 0 for SLGR, SLGFR, SLG, and SLGF or bit position 32 for SLR and SL and, therefore, no borrow.
- 4. The condition-code setting for SUBTRACT LOGICAL can also be interpreted as indicating the presence or absence of a carry, as follows:
 - Result not zero; no carry
 - 2 Result zero; carry
 - Result not zero; carry

SUBTRACT LOGICAL WITH **BORROW**


SLBR R1,R2 [RRE]




SLBGR R1,R2 [RRE]



SLB R1, D2 (X2, B2) [RXE]



SLBG R1, D2 (X2, B2) [RXE]



The second operand and the borrow are subtracted from the first operand, and the difference is placed at the first-operand location. For SUB-TRACT LOGICAL WITH BORROW (SLBR, SLB), the operands, the borrow, and the difference are treated as 32-bit unsigned binary integers. For SUBTRACT LOGICAL WITH BORROW (SLBGR. SLBG), they are treated as 64-bit unsigned binary integers.

Resulting Condition Code:

- 0 Result zero: borrow
- 1 Result not zero; borrow
- 2 Result zero; no borrow
- 3 Result not zero: no borrow

Program Exceptions:

· Access (fetch, operand 2 of SLB and SLBG only)

Programming Notes:

- 1. A borrow is represented by a zero value of bit 18 of the current PSW. Bit 18 is the leftmost bit of the two-bit condition code in the PSW. Bit 18 is set to zero by an execution of a **LOGICAL SUBTRACT** SUBTRACT or LOGICAL WITH BORROW instruction that produces a borrow into the leftmost bit position of the 32-bit or 64-bit result.
- 2. Logical subtraction with borrow is performed by adding the one's complement of the second operand and bit 18 of the current PSW to the first operand. Therefore, when bit 18 is one, indicating no borrow, the addition is the same as for SUBTRACT LOGICAL.
- 3. Condition code zero is set for SUBTRACT LOGICAL WITH BORROW (SLBR, SLB), when the maximum 32-bit unsigned binary integer, 232-1, is subtracted from zero when

PSW bit 18 indicates a borrow. For SUB-TRACT LOGICAL WITH BORROW (SLBGR, SLBG) condition code zero is set when the maximum 64-bit unsigned binary integer, 264-1, is subtracted from zero when PSW bit 18 indicates a borrow.

4. SUBTRACT and SUBTRACT LOGICAL may provide better performance than SUBTRACT LOGICAL WITH BORROW, depending on the model.

SUPERVISOR CALL

SVC Ι [RR]



The instruction causes a supervisor-call interruption, with the I field of the instruction providing the rightmost byte of the interruption code.

Bits 8-15 of the instruction, with eight zeros appended on the left, are placed in the supervisorcall interruption code that is stored in the course of the interruption. See "Supervisor-Call Interruption" on page 6-46.


A serialization and checkpoint-synchronization function is performed.

Condition Code: The code remains unchanged and is saved as part of the old PSW. A new condition code is loaded as part of the supervisor-call interruption.

Program Exceptions: None.

TEST ADDRESSING MODE

TAM [E]



The extended-addressing-mode bit and basicaddressing-mode bit, bits 31 and 32 of the current PSW, respectively, are tested, and the result is indicated in the condition code.

Resulting Condition Code:

- PSW bits 31 and 32 zeros (indicating 24-bit addressing mode)
- PSW bit 31 zero and bit 32 one (indicating 31-bit addressing mode)
- 2
- PSW bits 31 and 32 ones (indicating 64-bit addressing mode)


Program Exceptions: None.

Programming Note: The case when PSW bit 31 is one and bit 32 is zero causes an early PSW specification exception to be recognized.

[S]

TEST AND SET

TS D2 (B2)



The leftmost bit (bit position 0) of the byte located at the second-operand address is used to set the condition code, and then the byte is set to all ones.

Bits 8-15 of the instruction are ignored.

The byte in storage is set to all ones as it is fetched for the testing of bit 0. This update appears to be an interlocked-update reference as observed by other CPUs.

A serialization function is performed before the byte is fetched and again after the storing of all ones.

Resulting Condition Code:

- Leftmost bit zero
- Leftmost bit one 1
- 2
- 3

Program Exceptions:

Access (fetch and store, operand 2)

Programming Notes:

- 1. TEST AND SET may be used for controlled sharing of a common storage area by programs operating on different CPUs. instruction is provided primarily for compatibility with programs written for System/360. The instructions COMPARE AND SWAP and COMPARE DOUBLE AND SWAP provide functions which are more suitable for sharing among programs on a single CPU or for programs that may be interrupted. description of these instructions and the associated programming notes for details.
- 2. TEST AND SET does not interlock against storage accesses by channel programs. Therefore, the instruction should not be used to update a location into which a channel program may store, since the channelprogram data may be lost.

TEST UNDER MASK (TEST **UNDER MASK HIGH. TEST UNDER MASK LOW)**

TM D1(B1), I2 [SI] '91' Вı Ι2 Dı 31 0 8 16 20

	'A7'	R ₁	'2'		I 2	
6)	8	12	16		_ 31

[RI]


TMHL R1, I2 [RI]

R1, I2


TMHH

	'A7'	R1	'3'		I 2	
0		8	12	16		31

TMLH or TMH R1,I2 [RI]



TMLL or TML R1, I2 [RI]



A mask is used to select bits of the first operand, and the result is indicated in the condition code.

TEST UNDER MASK is a new name of, and TMLH and TMLL are new mnemonics for, the ESA/390 instructions TEST UNDER MASK HIGH (TMH) and TEST UNDER MASK LOW (TML), respectively.

In TEST UNDER MASK (TM), the byte of immediate data, I2, is used as an eight-bit mask. The bits of the mask are made to correspond one for one with the bits of the byte in storage designated by the first-operand address.

A mask bit of one indicates that the storage bit is to be tested. When the mask bit is zero, the storage bit is ignored. When all storage bits thus selected are zero, condition code 0 is set. Condition code 0 is also set when the mask is all zeros. When the selected bits are all ones, condition code 3 is set; otherwise, condition code 1 is set.

Access exceptions associated with the storage operand are recognized for one byte even when the mask is all zeros.

In TEST UNDER MASK (TMHH, TMHL, TMLH, TMLL). The contents of the I2 field are used as a 16-bit mask. For each instruction, the bits of the mask are made to correspond one for one with 16 bits of the first operand as follows:

	Bits
Instruction	Tested
ТМНН	0-15
TMHL	16-31
TMLH (or TMH)	32-47
TMLL (or TML)	48-63

A mask bit of one indicates that the first-operand bit is to be tested. When the mask bit is zero, the first-operand bit is ignored. When all first-operand bits thus selected are zero, condition code 0 is set. Condition code 0 is also set when the mask is all zeros. When the selected bits are mixed

zeros and ones, condition code 1 is set if the leftmost selected bit is zero, or condition code 2 is set if the leftmost selected bit is one. When the selected bits are all ones, condition code 3 is set.

Resulting Condition Code:

- Selected bits all zeros; or mask bits all zeros
- 1 Selected bits mixed zeros and ones (TM only)
- Selected bits mixed zeros and ones, and leftmost is zero (TMHH, TMHL, TMLH, TMLL)
- 2 -- (TM only)
- 2 Selected bits mixed zeros and ones, and leftmost is one (TMHH, TMHL, TMLH, TMLL)
- Selected bits all ones

Program Exceptions:

Access (fetch, operand 1, TM only)

Programming Notes:

- 1. An example of the use of the TEST UNDER MASK (TM) instruction is given Appendix A, "Number Representation and Instruction-Use Examples."
- 2. When the mask for TMHH, TMHL, TMLH, or TMLL selects exactly two bits, the two selected bits effectively are loaded into the condition code.

TRANSLATE

The bytes of the first operand are used as eight-bit arguments to reference a list designated by the second-operand address. Each function byte selected from the list replaces the corresponding argument in the first operand.

The L field specifies the length of only the first operand.

The bytes of the first operand are selected one by one for translation, proceeding left to right. Each argument byte is added to the initial secondoperand address. The addition is performed following the rules for address arithmetic, with the argument byte treated as an eight-bit unsigned binary integer and extended with zeros on the left.

The sum is used as the address of the function byte, which then replaces the original argument

The operation proceeds until the first-operand field is exhausted. The list is not altered unless an overlap occurs.

When the operands overlap, the result is obtained as if each result byte were stored immediately after fetching the corresponding function byte.

Access exceptions are recognized only for those bytes in the second operand which are actually required.

Condition Code: The code remains unchanged.

Program Exceptions:

· Access (fetch, operand 2; fetch and store, operand 1)

Programming Notes:

- 1. An example of the use of the TRANSLATE instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. TRANSLATE may be used to convert data from one code to another code.
- 3. The instruction may also be used to rearrange data. This may be accomplished by placing a pattern in the destination area, by designating the pattern as the first operand of TRANS-LATE, and by designating the data that is to be rearranged as the second operand. Each byte of the pattern contains an eight-bit number specifying the byte destined for this position. Thus, when the instruction is executed, the pattern selects the bytes of the second operand in the desired order.
- 4. Because each eight-bit argument byte is added to the initial second-operand address to obtain the address of a function byte, the list may contain 256 bytes. In cases where it is known that not all eight-bit argument values will occur, it is possible to reduce the size of the list.
- 5. Significant performance degradation is possible when, with DAT on, the second-operand address of TRANSLATE designates a location that is less than 256 bytes to the left of a

4K-byte boundary. This is because the machine may perform a trial execution of the instruction to determine if the second operand actually crosses the boundary.

- 6. The fetch and subsequent store accesses to a particular byte in the first-operand field do not necessarily occur one immediately after the other. Thus, this instruction cannot be safely used to update a location in storage if the possibility exists that another CPU or a channel program may also be updating the location. An example of this effect is shown for OR (OI) in "Multiprogramming and Multiprocessing Examples" in Appendix A, "Number Representation and Instruction-Use Examples" on page A-1.
- 7. The storage-operand references of TRANS-LATE may be multiple-access references. (See "Storage-Operand Consistency" page 5-86.)

TRANSLATE AND TEST

The bytes of the first operand are used as eight-bit arguments to select function bytes from a list designated by the second-operand address. The first nonzero function byte is inserted in general register 2, and the related argument address in general register 1.

The L field specifies the length of only the first operand.

The bytes of the first operand are selected one by one for translation, proceeding left to right. The first operand remains unchanged in storage. Calculation of the address of the function byte is performed as in the TRANSLATE instruction. The function byte retrieved from the list is inspected for a value of zero.

When the function byte is zero, the operation proceeds with the next byte of the first operand. When the first-operand field is exhausted before a nonzero function byte is encountered, the operation is completed by setting condition code 0. The contents of general registers 1 and 2 remain unchanged.

When the function byte is nonzero, the operation is completed by inserting the function byte in general register 2 and the related argument address in general register 1. This address points to the argument byte last translated. The function byte replaces bits 56-63 of general register 2, and bits 0-55 of this register remain unchanged. In the 24-bit addressing mode, the address replaces bits 40-63 of general register 1, and bits 0-39 of this register remain unchanged. In the 31-bit addressing mode, the address replaces bits 33-63 of general register 1, bit 32 of this register is set to zero, and bits 0-31 of the register remain unchanged. In the 64-bit addressing mode, the address replaces bits 0-63 of general register 1.

When the function byte is nonzero, either condition code 1 or 2 is set, depending on whether the argument byte is the rightmost byte of the first operand. Condition code 1 is set if one or more argument bytes remain to be translated. Condition code 2 is set if no more argument bytes remain.

The contents of access register 1 always remain unchanged.

Access exceptions are recognized only for those bytes in the second operand which are actually required. Access exceptions are not recognized for those bytes in the first operand which are to the right of the first byte for which a nonzero function byte is obtained.

Resulting Condition Code:

- All function bytes zero
- Nonzero function byte; first-operand field not 1 exhausted
- Nonzero function byte; first-operand field 2 exhausted
- 3

Program Exceptions:


Access (fetch, operands 1 and 2)

Programming Notes:

- 1. An example of the use of the TRANSLATE AND TEST instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. TRANSLATE AND TEST may be used to scan the first operand for characters with special meaning. The second operand, or list, is set up with all-zero function bytes for those characters to be skipped over and with nonzero function bytes for the characters to be detected.

TRANSLATE EXTENDED

TRE R1,R2 [RRE]



The bytes of the first operand are compared to a test byte in general register 0 and, unless an equal comparison occurs, are used as eight-bit arguments to reference a 256-byte translation table designated by the second-operand address. Each function byte selected from the second operand replaces the corresponding argument in the first operand. The operation proceeds until a first-operand byte equal to the test byte is encountered, the end of the first operand is reached, or a CPU-determined number of bytes have been processed, whichever occurs first. The result is indicated in the condition code.

The R₁ field designates an even-odd pair of general registers and must designate an evennumbered register; otherwise, a specification exception is recognized.

The location of the leftmost byte of the first operand and second operand is designated by the contents of general registers R1 and R2, respectively. In the 24-bit or 31-bit addressing mode, the number of bytes in the first-operand location is specified by the contents of bit positions 32-63 of general register R₁ + 1, and those contents are treated as a 32-bit unsigned binary integer. In the 64-bit addressing mode, the number of bytes in the first-operand location is specified by the entire contents of general register R₁ + 1, and those

contents are treated as a 64-bit unsigned binary integer.

The handling of the addresses in general registers R₁ and R₂ is dependent on the addressing mode.

In the 24-bit addressing mode, the contents of bit positions 40-63 of general registers R₁ and R₂ constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of the registers constitute the address, and the contents of bit positions 0-32 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 constitute the address.

The test byte is in bit positions 56-63 of general register 0, and the contents of bit positions 0-55 of this register are ignored.

The contents of the registers just described are shown in Figure 7-23 on page 7-152.

The bytes of the first operand are selected one by one for translation, proceeding left to right. Each argument byte is first compared to the test byte in general register 0. If the result is an equal comparison, the operation is completed. If the argument byte is not equal to the test byte, the argument byte is added to the initial secondoperand address. The addition is performed following the rules for address arithmetic, with the argument byte treated as an eight-bit unsigned binary integer and extended with zeros on the left. The sum is used as the address of the function byte, which then replaces the original argument byte. The second operand is not altered unless an overlap occurs.

The operation proceeds until a first-operand byte equal to the test byte is encountered, the firstoperand location is exhausted. CPU-determined number of first-operand bytes have been processed.

When the first-operand location is exhausted without finding a byte equal to the test byte, condition code 0 is set. When a first-operand byte equal to the test byte is encountered, condition code 1 is set. When a CPU-determined number of bytes have been processed, condition code 3 is set. Condition code 3 may be set even when the first-operand location is exhausted or when the next byte to be processed is equal to the test

In these cases, condition code 0 or 1, byte. respectively, will be set when the instruction is executed again.

If the operation is completed with condition code 0, the contents of general register R1 are incremented by the contents of general register R₁ + 1, and then the contents of general register R₁ + 1 are set to zero. If the operation is completed with condition code 1, the contents of general register R₁ + 1 are decremented by the number of bytes processed before the firstoperand byte equal to the test byte was encountered, and the contents of general register R1 are incremented by the same number, so that general register R₁ contains the address of the equal byte. If the operation is completed with condition code 3, the contents of general register R1 + 1 are decremented by the number of bytes processed, and the contents of general register R1 are incremented by the same number, so that the instruction, when reexecuted, resumes at the next byte to be processed. When general register R₁ is updated in the 24-bit or 31-bit addressing mode, bits 32-39 of it, in the 24-bit mode, or bit 32, in the 31-bit mode, may be set to zeros or may remain unchanged from their original values.




Figure 7-23. Register Contents for TRANSLATE EXTENDED

In the 24-bit or 31-bit addressing mode, the contents of bit positions 0-31 of general registers R_1 and $R_1 + 1$ always remain unchanged.

The amount of processing that results in the setting of condition code 3 is determined by the CPU on the basis of improving system performance, and it may be a different amount each time the instruction is executed.

When the R_2 register is the same register as the R_1 or R_1 + 1 register, the results are unpredictable.

When R_1 or R_2 is zero, the results are unpredictable.

When the second operand overlaps the first operand, the results are unpredictable.

Access exceptions for the portion of the first operand to the right of the last byte processed may or may not be recognized. For an operand longer than 4K bytes, access exceptions are not recognized for locations more than 4K bytes beyond the last byte processed.

Access exceptions for all 256 bytes of the second operand may be recognized, even if not all bytes are used.

Access exceptions are not recognized if the R_1 field is odd. When the length of the first operand is zero, no access exceptions for the first operand are recognized.

Resulting Condition Code:

- O Entire first operand processed without finding a byte equal to the test byte
- 1 First-operand byte is equal to the test byte
- 2 -
- 3 CPU-determined number of bytes processed

Program Exceptions:

- Access (fetch, operand 2; store, operand 1)
- Specification


Programming Notes:

 When condition code 3 is set, the program can simply branch back to the instruction to continue the translation. The program need not determine the number of bytes that were translated.

- The instruction can improve performance by being used in place of a TRANSLATE AND TEST instruction that locates an escape character, followed by a TRANSLATE instruction that translates the bytes preceding the escape character.
- 3. The storage-operand references of TRANS-LATE EXTENDED may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)


TRANSLATE ONE TO ONE

TROO R1,R2 [RRE]



TRANSLATE ONE TO TWO

TROT R1, R2 [RRE]




TRANSLATE TWO TO ONE

TRTO R1, R2 [RRE]



TRANSLATE TWO TO TWO

TRTT R1,R2 [RRE]



The characters of the second operand are used as arguments to select function characters from a translation table designated by the address in general register 1. Each function character selected from the translation table is compared to a test character in general register 0, and, unless an equal comparison occurs, is placed at the first-

operand location. The operation proceeds until a selected function character equal to the test character is encountered, the end of the second operand is reached, or a CPU-determined number of characters have been processed, whichever occurs first. The result is indicated in the condition code.

The lengths of the operand and test characters are as follows:

- · For TRANSLATE ONE TO ONE, the secondoperand, first-operand, and test characters are single bytes.
- · For TRANSLATE ONE TO TWO, the secondoperand characters are single bytes, and the first-operand and test characters are double bytes.
- For TRANSLATE TWO TO ONE, the secondoperand characters are double bytes, and the first-operand and test characters are single bytes.
- For TRANSLATE TWO TO TWO, the secondoperand, first-operand, and test characters are double bytes.

For TRANSLATE ONE TO ONE and TRANSLATE TWO TO ONE, the test character is in bit positions 56-63 of general register 0. For TRANS-LATE ONE TO TWO and TRANSLATE TWO TO TWO, the test character is in bit positions 48-63 of general register 0.

The R₁ field designates an even-odd pair of general registers and must designate an evennumbered register; otherwise, a specification exception is recognized.

The location of the leftmost byte of the first operand and second operand is designated by the contents of general registers R1 and R2, respectively. In the 24-bit or 31-bit addressing mode, the number of bytes in the second-operand location is specified by the contents of bit positions 32-63 of general register R₁ + 1, and those contents are treated as a 32-bit unsigned binary integer. In the 64-bit addressing mode, the number of bytes in the second-operand location is specified by the contents of bit positions 0-63 of general register $R_1 + 1$, and those contents are treated as a 64-bit unsigned binary integer. The length of the first-operand location is considered to be the same as that of the second operand for TRANSLATE ONE TO ONE and TRANSLATE TWO TO TWO. twice that for TRANSLATE ONE TO TWO, and one half that for TRANSLATE TWO TO ONE.

For TRANSLATE TWO TO ONE and TRANS-LATE TWO TO TWO, the length in general register R₁ + 1 must be an even number of bytes; otherwise, a specification exception is recognized.

The translation table is treated as being on a doubleword boundary for TRANSLATE ONE TO ONE and TRANSLATE ONE TO TWO and on a 4K-byte boundary for TRANSLATE TWO TO ONE and TRANSLATE TWO TO TWO. The rightmost bits of the register that are not used to form the address, which are bits 61-63 in the doubleword case and bits 52-63 in the 4K-byte case, are ignored.

The handling of the addresses in general registers R₁, R₂, and 1 is dependent on the addressing mode.

In the 24-bit addressing mode, the contents of bit positions 40-63 of general registers R1 and R2 and 40-60 or 40-51 of 1 constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-63 of registers R₁ and R₂ and 33-60 or 33-51 of 1 constitute the address, and the contents of bit positions 0-32 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-63 of registers R1 and R2 and 0-60 or 0-51 of 1 constitute the address.

The contents of the registers just described are shown in Figure 7-24 on page 7-155.

In the access-register mode, the contents of access registers R1, R2, and 1 are used for accessing the first operand, second operand, and translation table, respectively.

The length of the translation table designated by the address contained in general register 1 is as follows:

- For TRANSLATE ONE TO ONE. translation-table length is 256 bytes; each of the 256 function characters is a single byte.
- For TRANSLATE ONE TO TWO, the translation-table length is 512 bytes; each of the 256 function characters is a double byte.

- For TRANSLATE TWO TO ONE, the translation-table length is 65,536 (64K) bytes; each of the 64K function characters is a single byte.
- For TRANSLATE TWO TO TWO, the translation-table length is 131,072 (128K) bytes; each of the 64K function characters is a double byte.

The characters of the second operand are selected one by one for translation, proceeding left to right. Each argument character is added to the initial translation-table address. The addition is performed following the rules for address arith-

metic, with the argument character treated as follows:

- For TRANSLATE ONE TO ONE, the argument character is treated as an eight-bit unsigned binary integer extended on the left with 56 zeros.
- · For TRANSLATE ONE TO TWO, the argument character is treated as an eight-bit unsigned binary integer extended on the right with a zero and on the left with 55 zeros.
- · For TRANSLATE TWO TO ONE, the argument character is treated as a 16-bit unsigned binary integer extended on the left with 48 zeros.




Figure 7-24 (Part 1 of 2). Register Contents for TRANSLATE ONE TO ONE, TRANSLATE ONE TO TWO, TRANS-LATE TWO TO ONE, and TRANSLATE TWO TO TWO

• For TRANSLATE TWO TO TWO, the argument character is treated as a 16-bit unsigned binary integer extended on the right with a zero and on the left with 47 zeros.

The rightmost bits of the translation-table address that are ignored (61-63 or 52-63) are treated as zeros during this addition.

The sum is used as the address of the function character.

Each function character selected as described above is first compared to the test character in general register 0. If the result is an equal comparison, the operation is completed. If the function character is not equal to the test character, the function character is placed in the next available character position in the first operand, that is, the first function character is placed at the beginning of the first-operand location, and each successive function character is placed immediately to the right of the preceding character. second operand and the translation table are not altered unless an overlap occurs.

The operation proceeds until a selected function character equal to the test character is encountered, the second-operand location is exhausted, or a CPU-determined number of second-operand characters have been processed.

When a selected function character equal to the test character is encountered, condition code 1 is When the second-operand location is set. exhausted without finding a selected function character equal to the test character, condition code 0 is set. When a CPU-determined number of characters have been processed, condition code 3 is set. Condition code 3 may be set even when the next character to be processed results in a function character equal to the test character or when the second-operand location is exhausted.




Figure 7-24 (Part 2 of 2). Register Contents for TRANSLATE ONE TO ONE, TRANSLATE ONE TO TWO, TRANS-LATE TWO TO ONE, and TRANSLATE TWO TO TWO

these cases, condition code 1 or 0, respectively, will be set when the instruction is executed again.

If the operation is completed with condition code 0, the contents of general register R2 are incremented by the contents of general register R₁ + 1, and the contents of general register R₁ are incremented as follows:

- · For TRANSLATE ONE TO ONE and TRANS-LATE TWO TO TWO, the same as for general register R₂.
- For TRANSLATE ONE TO TWO, by twice the amount for general register R2.
- · For TRANSLATE TWO TO ONE, by one half the amount for general register R2.

The contents of general register $R_1 + 1$ are then set to zero.

If the operation is completed with condition code 1, the contents of general register $R_1 + 1$ are decremented by the number of second-operand bytes processed before the character that selected a function character equal to the test character was encountered, and the contents of general register R2 are incremented by the same number, so that general register R2 contains the address of the character that selected a function character equal to the test character. The contents of general register R₁ are incremented by the same, twice, or one half the number, as described above for condition code 0.

If the operation is completed with condition code 3, the contents of general register R₁ + 1 are decremented by the number of second-operand bytes processed, and the contents of general register R2 are incremented by the same number, so that the instruction, when reexecuted, contains the address of the next character to be processed. The contents of general register R₁ are incremented by the same, twice, or one half the number, as described above for condition code 0.

When general registers R₁ and R₂ are updated in the 24-bit or 31-bit addressing mode, the bits in bit positions 32-39 of them that are not part of the address may be set to zeros or may remain unchanged from their original values. In the 24-bit or 31-bit addressing mode, the contents of bit positions 0-31 of general registers R₁, R₁ + 1, and R₂ always remain unchanged.

The contents of general registers 0 and 1 remain unchanged.

The amount of processing that results in the setting of condition code 3 is determined by the CPU on the basis of improving system performance, and it may be a different amount each time the instruction is executed.

During instruction execution, CPU retry may result in condition code 3 being set with possibly incorrect data having been stored in the first operand location at or to the right of the location designated by the final address in general register R1. The amount of data stored depends on the operation and the point in time at which CPU retry In all cases, the storing will occur again, with correct data stored, when the instruction is executed again to continue processing the same operands.

When the R₁ register is the same register as the R₂ register, the R₁ or R₂ register is register 0, or the R2 register is register 1, the results are unpredictable.

When any of the first and second operands and the translation table overlaps another of them, the results are unpredictable.

Access exceptions for the portion of the first or second operand to the right of the last character processed may or may not be recognized. For an operand longer than 4K bytes, access exceptions are not recognized for locations more than 4K bytes beyond the last character processed.

Access exceptions for all characters of the translation table may be recognized even if not all characters are used.

Access exceptions are not recognized if the R1 field is odd. When the length of the second operand is zero, no access exceptions for the first or second operand are recognized, and access exceptions for the translation table may or may not be recognized.

Resulting Condition Code:

Entire second operand processed without finding a resulting function character equal to the test character

- Second-operand character found resulting in a function character equal to the test character
- 2
- 3 CPU-determined number of characters proc-

Program Exceptions:

- Access (fetch, operand 2 and translation table; store, operand 1)
- Operation (if the extended-translation facility 2 is not installed)
- Specification

Programming Notes:

- 1. These instructions differ from the TRANS-LATE EXTENDED instruction by having the following attributes:
 - · Depending on the instruction used, the sets of argument characters and function characters each can contain single-byte or double-byte characters.
 - · The test character is compared to a resulting function character instead of to an argument character.
 - The argument (source) and function (destination) operands are different operands.
- 2. When condition code 3 is set, the program can simply branch back to the instruction to continue the translation. The program need not determine the number of characters that were translated.
- 3. The storage operand references of these instructions may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)

UNPACK

UNPK
$$D_1(L_1,B_1),D_2(L_2,B_2)$$
 [SS]

The format of the second operand is changed from packed to zoned, and the result is placed at the first-operand location. The packed and zoned formats are described in Chapter 8, "Decimal Instructions."

The second operand is treated as having the packed format. Its digits and sign are placed unchanged in the first-operand location, using the zoned format. Zone bits with coding of 1111 are supplied for all bytes except the rightmost byte, the zone of which receives the sign of the second operand. The sign and digits are not checked for valid codes.

The result is obtained as if the operands were processed right to left. When necessary, the second operand is considered to be extended on the left with zeros. If the first-operand field is too short to contain all digits of the second operand, the remaining leftmost portion of the second operand is ignored. Access exceptions for the unused portion of the second operand may or may not be indicated.

When the operands overlap, the result is obtained as if the operands were processed one byte at a time and as if the first result byte were stored immediately after fetching the first operand byte. The entire rightmost second-operand byte is used in forming the first result byte. For the remainder of the field, information for two result bytes is obtained from a single second-operand byte, and execution proceeds as if the leftmost four bits of the byte were to remain available for the next result byte and need not be refetched. Thus, the result is as if two result bytes were to be stored immediately after fetching a single operand byte.

Condition Code: The code remains unchanged.

Program Exceptions:

• Access (fetch, operand 2; store, operand 1)

Programming Notes:


- 1. An example of the use of the UNPACK instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. A field that is to be unpacked can be destroyed by improper overlapping. To save storage space for unpacking by overlapping the operands, the rightmost byte of the first operand must be to the right of the rightmost byte of the second operand by the number of bytes in the second operand minus 2. If only one or two bytes are to be unpacked, the

rightmost bytes of the two operands may coincide.

3. The storage-operand references of UNPACK may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)

UNPACK ASCII

UNPKA $D_1(L_1,B_1),D_2(B_2)$ [SS]



The format of the second operand is changed from packed to ASCII, and the result is placed at the first-operand location. The packed format is described in Chapter 8, "Decimal Instructions."

The second operand is treated as having the packed format. Its digits are converted to ASCII characters by extending them on the left with 0011 binary, and the ASCII characters are then placed at the first operand location. The digits are not checked for valid codes.

The sign of the second operand is not transferred to the first operand but is checked for validity and determines the condition code. If the sign is 1010, 1100, 1110 or 1111 binary (plus), condition code 0 is set. If the sign is 1011 or 1101 binary (minus), condition code 1 is set. If the sign is not one of the codes for plus or minus, condition code 3 is set.

The converted last digit is placed in the rightmost byte position of the result field, and the other converted digits are placed adjacent to the last and to each other in the remainder of the result field.

The result is obtained as if the operands were processed right to left.

The length of the second operand is 16 bytes. The second operand consists of 31 digits and a sign.

The length of the first operand is designated by the contents of the L₁ field. The first-operand length must not exceed 32 bytes (L₁ must be less than or equal to 31); otherwise, a specification exception is recognized.

If the first operand is too short to contain all digits of the second operand, the remaining leftmost portion of the second operand is ignored. Access exceptions for the unused portion of the second operand may or may not be indicated.

When the length of the first operand is 32 bytes, the leftmost byte is set to ASCII zero, 30 hex.

The results are unpredictable if the first and second operands overlap in any way.

As observed by other CPUs and by channel programs, the first operand is not necessarily stored into in any particular order.

Resulting Condition Code:

- 0 Sign is plus
- 1 Sign is minus
- 2 -

Т

3 Sign is invalid

Program Exceptions:

- Access (fetch, operand 2; store, operand 1)
- Operation (if the extended-translation facility 2 is not installed)
- Specification

Programming Note:


1. The following example illustrates the use of the instruction to unpack to ASCII digits:

ASDIGITS DS CL31
PKDIGITS DS 0PL16
DC X'1234567890'
DC X'1234567890'
DC X'1234567890'
DC X'1C'
...
UNPKA ASDIGITS(31), PKDIGITS

 The storage-operand references of UNPACK ASCII may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)

UNPACK UNICODE

UNPKU D1(L1,B1),D2(B2) [SS]



The format of the second operand is changed from packed to Unicode Basic Latin, and the result is placed at the first-operand location. packed format is described in Chapter 8, "Decimal Instructions."

The second operand is treated as having the packed format. Its digits are converted to twobyte Unicode characters by extending them on the left with 00000000011 binary (003 hex), and the Unicode characters are then placed at the first operand location. The digits are not checked for valid codes. The sign of the second operand is not transferred to the first operand but is checked for validity and determines the condition code. If the sign is 1010, 1100, 1110 or 1111 binary (plus), condition code 0 is set. If the sign is 1011 or 1101 binary (minus), condition code 1 is set. If the sign is not one of the codes for plus or minus. condition code 3 is set.

The converted last digit is placed in the rightmost character position of the result field, and the other converted digits are placed adjacent to the last and to each other in the remainder of the result field.

The result is obtained as if the operands were processed right to left.

The length of the second operand is 16 bytes; the second operand consists of 31 digits and a sign.

The length of the first operand is designated by the contents of the L1 field. The first-operand length must not exceed 32 characters or 64 bytes (L1 must be less than or equal to 63 and must be odd); otherwise a specification exception is recognized.

If the first operand is too short to contain all digits of the second operand, the remaining leftmost portion of the second operand is ignored. Access exceptions for the unused portion of the second operand may or may not be indicated.

When the length of the first operand is 32 characters, the leftmost character is set to Unicode Basic Latin zero, 0030 hex.

I The results are unpredictable if the first and second operands overlap in any way.

As observed by other CPUs and by channel programs, the first operand is not necessarily stored into in any particular order.

Resulting Condition Code:

- Sign is plus
- Sign is minus 1
- 2
- 3 Sign is invalid

Program Exceptions:

- Access (fetch, operand 2; store, operand 1)
- · Operation (if the extended-translation facility 2 is not installed)
- · Specification

Programming Notes:

1. The following example illustrates the use of the instruction to unpack to European numbers:

2. The storage-operand references of UNPACK UNICODE may be multiple-access references. "Storage-Operand Consistency" (See page 5-86.)

UPDATE TREE

UPT [E] '0102' 0 15

The nodes of a tree in storage are examined successively on a path toward the base of the tree, and contents of general register 0, conceptually followed on the right by contents of general register 1, are conditionally interchanged with the contents of the nodes so as to give a unique maximum logical value in general register 0. The first half of a node and general register 0 contain a codeword, which is for use in sort/merge algorithms.

If the codeword in general register 0 equals the codeword in a node, the contents of the node are placed in general registers 2 and 3.

General register 4 contains the base address of the tree, and general register 5 contains the index of a node whose parent node will be examined

In the access-register mode, access register 4 specifies the address space containing the tree.

This instruction may be interrupted between units of operation. The condition code is unpredictable if the instruction is interrupted.

The size of a node, the size of a codeword, and the participation of bits 0-31 of general registers 1-5 in the operation depend on the addressing mode. In the 24-bit or 31-bit addressing mode, a node is eight bytes, a codeword is four bytes, and bits 0-31 are ignored and remain unchanged. In the 64-bit addressing mode, a node is 16 bytes, a codeword is eight bytes, and bits 0-31 are used in and may be changed by the operation.

Operation in the 24-Bit or 31-Bit Addressing Mode

In the 24-bit or 31-bit addressing mode, the doubleword nodes of a tree in storage are examined successively on a path toward the base of the tree, and the contents of bit positions 32-63 of general register 0, conceptually followed on the right by the contents of bit positions 32-63 of general register 1, are conditionally interchanged with the contents of the nodes so as to give a unique maximum logical value in bit positions 32-63 of general register 0.

Bit positions 32-63 of general register 4 contain the base address of the tree, and bit positions 32-63 of general register 5 contain the index of a node whose parent node will be examined first. The base address is eight less than the address of the root node of the tree. The initial contents of bit positions 32-63 of general registers 4 and 5

must be a multiple of 8; otherwise, a specification exception is recognized.

A unit of operation begins by shifting the contents of bit positions 32-63 of general register 5 right logically one position and then setting bit 61 to zero. However, bits 32-63 of general register 5 remain unchanged if the execution of a unit of operation is nullified or suppressed. shifting and setting bit 61 to zero, bits 32-63 of general register 5 are all zeros, the instruction is completed, and condition code 1 is set; otherwise, the unit of operation continues.

Bit 32 of general register 0 is tested. If bit 32 of general register 0 is one, the instruction is completed, and condition code 3 is set.

If bit 32 of general register 0 is zero, the sum of bits 32-63 of general registers 4 and 5 is used as the intermediate value for normal operand address generation. The generated address is the address of a node in storage.

Bits 32-63 of general register 0 are logically compared with the contents of the first word of the currently addressed node. If the register operand is low, the contents of bit positions 32-63 of general registers 0 and 1 are interchanged with those of the node, and a unit of operation is completed. If the register operand is high, no additional action is taken, and the unit of operation is completed. If the compare values are equal, bit positions 32-63 of general register 2, conceptually followed on the right by bit positions 32-63 of general register 3, are loaded from the currently addressed node, the instruction is completed, and condition code 0 is set.

In those cases when the value in the first word of the node is less than or equal to the value in bit positions 32-63 of the register, the contents of the node remain unchanged. However, in some models, these contents may be fetched and subsequently stored back.

Operation in the 64-Bit Addressing Mode

In the 64-bit addressing mode, the quadword nodes of a tree in storage are examined successively on a path toward the base of the tree, and the contents of general register 0, conceptually followed on the right by the contents of general register 1, are conditionally interchanged with the contents of the nodes so as to give a unique maximum logical value in general register 0.

General register 4 contains the base address of the tree, and general register 5 contain the index of a node whose parent node will be examined The base address is 16 less than the address of the root node of the tree. The initial contents of general registers 4 and 5 must be a multiple of 16; otherwise, a specification exception is recognized.

A unit of operation begins by shifting the contents of general register 5 right logically one position and then setting bit 60 to zero. However, general register 5 remains unchanged if the execution of a unit of operation is nullified or suppressed. If after shifting and setting bit 60 to zero, the contents of general register 5 are zero, the instruction is completed, and condition code 1 is set; otherwise, the unit of operation continues.

Bit 0 of general register 0 is tested. If bit 0 of general register 0 is one, the instruction is completed, and condition code 3 is set.

If bit 0 of general register 0 is zero, the sum of the contents of general registers 4 and 5 is used as the intermediate value for normal operand address generation. The generated address is the address of a node in storage.

The contents of general register 0 are logically compared with the contents of the first doubleword of the currently addressed node. If the register operand is low, the contents of general registers 0 and 1 are interchanged with those of the node, and a unit of operation is completed. If the reqister operand is high, no additional action is taken, and the unit of operation is completed. If the compare values are equal, general registers 2 and 3 are loaded from the currently addressed node, the instruction is completed, and condition code 0 is set.

In those cases when the value in the first doubleword of the node is less than or equal to the value in the register, the contents of the node remain unchanged. However, in some models, these contents may be fetched and subsequently stored back.

Specifications Independent of Addressing Mode

Access exceptions are recognized only for one node at a time. Access exceptions, change-bit action, and PER storage alteration do not occur for subsequent nodes until the previous node has been successfully compared and updated, and they also do not occur if a specification-exception condition exists.

Resulting Condition Code:

- Equal compare values at currently addressed node
- No equal compare values found on path, or no comparison made
- 2
- In 24-bit or 31-bit mode, bits 32-63 of general register 5 nonzero and bits 32-63 of general register 0 negative; in 64-bit mode, general register 5 nonzero and general register 0 negative

Program Exceptions:

- Access (fetch and store, nodes of tree)
- Specification

Programming Notes:

- 1. An example of the use of UPDATE TREE is given in "Sorting Instructions" in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. For use in sorting in the 24-bit or 31-bit addressing mode, when equal compare values have been found, the contents of bit positions 32-63 of general registers 1 and 3 can be appropriate (depending on the contents of the tree) for the subsequent execution of COMPARE AND FORM CODEWORD. The contents of bit positions 32-63 of general register 2, shifted right 16 bit positions, can be similarly appropriate, and they can provide for minimal recomparison of partially equal keys. The same applies in the 64-bit addressing mode except to the contents of bit positions 0-63 of the registers and with the contents of bit positions 0-63 of general register 2 shifted right 48 bit positions. Refer to "Sorting Instructions" on page A-51 for a discussion of trees and their use in sorting.
- 3. The program should avoid placing a nonzero value in bit positions 32-38 of general register 5 when in the 24-bit addressing mode. If any

- bit in bit positions 32-38 is a one, the nodes of the tree will not be examined successively.
- 4. When bits 32-63 of general register 0 are negative in the 24-bit or 31-bit addressing mode, or when bits 0-63 are negative in the 64-bit mode, and provided that the tree has been updated properly previously, the node represented by general registers 0 and 1 either is the node or is equal to the node (equal keys) that would be selected if the unit of operation continued. In this case, ending the unit of operation and setting condition code 3 is a faster means of selecting an appropriate node because it does not require further examination and updating of the tree.
- 5. Setting condition code 3 provides improved performance when the replacement record is equal to the old winner and, more importantly (since the first case can be detected by means of the condition code of CFC), when the update path contains a negative codeword, indicating equality with the old winner.
- 6. In those cases when the codeword in the node is less than or equal to the codeword in general register 0, depending on the model, the contents of the node may be fetched and subsequently stored back. As a result, any of

- the following may occur for the storage location containing the node: a PER storagealteration event may be recognized; a proexception for storing may tection recognized: and, provided no access exceptions exist, the change bit may be set to one. Because the contents of storage remain unchanged, the change bit may or may not be one when a PER storage-alteration event is recognized.
- 7. Special precautions should be taken when UPDATE TREE is made the target of EXECUTE. See the programming note concerning interruptible instructions under EXECUTE.
- 8. Further programming notes concerning interruptible instructions are included in "Interruptible Instructions" on page 5-20.
- 9. The storage-operand references for UPDATE TREE may be multiple-access references. "Storage-Operand Consistency" (See page 5-86.)
- 10. Figure 7-25 on page 7-164 is a summary of the operation of UPDATE TREE in the 24-bit or 31-bit addressing mode, and Figure 7-26 on page 7-165 is a summary of the operation in the 64-bit addressing mode.




Figure 7-25. Execution of UPDATE TREE in the 24-Bit or 31-Bit Addressing Mode




Figure 7-26. Execution of UPDATE TREE in the 64-Bit Addressing Mode

Chapter 8. Decimal Instructions

8-1	ADD DECIMAL	8-5
8-1	COMPARE DECIMAL	8-6
8-1	DIVIDE DECIMAL	8-6
8-2	EDIT	8-7
8-2	EDIT AND MARK	8-8
8-2	MULTIPLY DECIMAL 8	3-11
8-3	SHIFT AND ROUND DECIMAL 8	3-11
8-3	SUBTRACT DECIMAL	3-12
8-3	TEST DECIMAL	3-13
8-4	ZERO AND ADD8	3-13
8-4		
	8-1 8-1 8-2 8-2 8-2 8-3 8-3 8-3 8-4	8-1 COMPARE DECIMAL 8-1 DIVIDE DECIMAL 8-2 EDIT 8-2 EDIT AND MARK 8-2 MULTIPLY DECIMAL 8-3 SHIFT AND ROUND DECIMAL 8-3 SUBTRACT DECIMAL 8-3 TEST DECIMAL 8-4 ZERO AND ADD

The decimal instructions of this chapter perform arithmetic and editing operations on decimal data. Additional operations on decimal data are provided by several of the instructions in Chapter 7, "General Instructions." Decimal operands always reside in storage, and all decimal instructions use the SS instruction format. Decimal operands occupy storage fields that can start on any byte boundary.

Decimal-Number Formats

Decimal numbers may be represented in either the zoned or packed format. Both decimal-number formats are of variable length; the instructions used to operate on decimal data each specify the length of their operands and results. Each byte of either format consists of a pair of four-bit codes; the four-bit codes include decimal-digit codes, sign codes, and a zone code.

Zoned Format




In the zoned format, the rightmost four bits of a byte are called the numeric bits (N) and normally consist of a code representing a decimal digit. The leftmost four bits of a byte are called the zone bits (Z), except for the rightmost byte of a decimal operand, where these bits may be treated either as a zone or as a sign (S).

Decimal digits in the zoned format may be part of a larger character set, which includes also alphabetic and special characters. The zoned format is, therefore, suitable for input, editing, and output of numeric data in human-readable form. There are no decimal-arithmetic instructions which operate directly on decimal numbers in the zoned format; such numbers must first be converted to the packed format.

The editing instructions produce a result of up to 256 bytes; each byte may be a decimal digit in the zoned format, a message byte, or a fill byte.

Packed Format



In the packed format, each byte contains two decimal digits (D), except for the rightmost byte, which contains a sign to the right of a decimal digit. Decimal arithmetic is performed with operands in the packed format and generates results in the packed format.

The packed-format operands and results of decimal-arithmetic instructions may be up to 16 bytes (31 digits and sign), except that the maximum length of a multiplier or divisor is eight bytes (15 digits and sign). In division, the sum of the lengths of the quotient and remainder may be from two to 16 bytes. The editing instructions can fetch as many as 256 decimal digits from one or more decimal numbers of variable length, each in the packed format.

© Copyright IBM Corp. 1990-2001

Decimal Codes

The decimal digits 0-9 have the binary encoding 0000-1001.

The preferred sign codes are 1100 for plus and 1101 for minus. These are the sign codes generated for the results of the decimal-arithmetic instructions and the CONVERT TO DECIMAL instruction.

Alternate sign codes are also recognized as valid in the sign position: 1010, 1110, and 1111 are alternate codes for plus, and 1011 is an alternate code for minus. Alternate sign codes are accepted for any decimal source operand, but are not generated in the completed result of a decimal-arithmetic instruction or CONVERT TO DECIMAL. This is true even when an operand remains otherwise unchanged, such as when adding zero to a number. An alternate sign code however. left unchanged by MOVE NUMERICS, MOVE WITH OFFSET, MOVE ZONES, PACK, and UNPACK.

When an invalid sign or digit code is detected, a data exception is recognized. For the decimalarithmetic instructions and CONVERT TO BINARY, the operation is suppressed.

For the editing instructions EDIT and EDIT AND MARK, an invalid sign code is not recognized. The operation is terminated for a data exception due to an invalid digit code. No validity checking is performed by MOVE NUMERICS, MOVE WITH OFFSET, MOVE ZONES, PACK, and UNPACK.

The zone code 1111 is generated in the left four bit positions of each byte representing a zone and a decimal digit in zoned-format results. Zonedformat results are produced by EDIT, EDIT AND MARK, and UNPACK. For EDIT and EDIT AND MARK, each result byte representing a zonedformat decimal digit contains the zone code 1111 in the left four bit positions and the decimal-digit code in the right four bit positions. For UNPACK, zone bits with a coding of 1111 are supplied for all bytes except the rightmost byte, the zone of which receives the sign.

The meaning of the decimal codes is summarized in Figure 8-1.

	Re	ecognized As
Code		
(Binary)	Digit	Sign
0000	0	Invalid
0001	1	Invalid
0010	2	Invalid
0011	3	Invalid
0100	4	Invalid
0101	5	Invalid
0110	6	Invalid
0111	7	Invalid
1000	8	Invalid
1001	9	Invalid
1010	Invalid	Plus
1011	Invalid	Minus
1100	Invalid	Plus (preferred)
1101	Invalid	Minus (preferred)
1110	Invalid	Plus
1111	Invalid	Plus (zone)

Figure 8-1. Summary of Digit and Sign Codes

Programming Note: Since 1111 is both the zone code and an alternate code for plus, unsigned (positive) decimal numbers may be represented in the zoned format with 1111 zone codes in all byte positions. The result of the PACK instruction converting such a number to the packed format may be used directly as an operand for decimal instructions.

Decimal Operations

The decimal instructions in this chapter consist of two classes, the decimal-arithmetic instructions and the editing instructions.

Decimal-Arithmetic Instructions

The decimal-arithmetic instructions perform addition, subtraction, multiplication, division, comparison, and shifting.

Operands of the decimal-arithmetic instructions are in the packed format and are treated as signed decimal integers. A decimal integer is represented in true form as an absolute value with a separate plus or minus sign. It contains an odd number of decimal digits, from one to 31, and the sign; this corresponds to an operand length of one to 16 bytes.

A decimal zero normally has a plus sign, but multiplication, division, and overflow may produce a zero value with a minus sign. Such a negative zero is a valid operand and is treated as equal to a positive zero by COMPARE DECIMAL.

The lengths of the two operands specified in the instruction need not be the same. If necessary, the shorter operand is considered to be extended with zeros on the left. Results, however, cannot exceed the first-operand length as specified in the instruction.

When a carry or leftmost nonzero digits of the result are lost because the first-operand field is too short, the result is obtained by ignoring the overflow digits, condition code 3 is set, and, if the decimal-overflow mask bit is one, a program interruption for decimal overflow occurs. The operand lengths alone are not an indication of overflow; nonzero digits must have been lost during the operation.

The operands of decimal-arithmetic instructions should not overlap at all or should have coincident rightmost bytes. In ZERO AND ADD, the operands may also overlap in such a manner that the rightmost byte of the first operand (which becomes the result) is to the right of the rightmost byte of the second operand. For these cases of proper overlap, the result is obtained as if operands were processed right to left. Because the codes for digits and signs are verified during the performance of the arithmetic, improperly overlapping operands are recognized as data exceptions. However, in ZERO AND ADD when the rightmost byte of the first operand is to the left of the rightmost byte of the second operand, the entire second operand may be fetched, depending on the model, before any storing occurs, which will cause a data exception not to be recognized. See "Interlocks within a Single Instruction" page 5-80 for how overlap is detected in the access-register mode.

Programming Note: A packed decimal number in storage may be designated as both the first and second operand of ADD DECIMAL, COMPARE DECIMAL, DIVIDE DECIMAL, MULTIPLY DECIMAL, SUBTRACT DECIMAL, or ZERO AND ADD. Thus, a decimal number may be added to itself, compared with itself, and so forth; SUBTRACT DECIMAL may be used to set a decimal field in storage to zero; and, for MULTIPLY DECIMAL, a decimal number may be squared in place. In these cases, the lengths of the two

operands are not necessarily equal and may, depending on the instruction, be prohibited from being equal.

Editing Instructions

The editing instructions are EDIT and EDIT AND MARK. For these instructions, only the first operand (the pattern) has an explicitly specified length. The second operand (the source) is considered to have as many digits as necessary for the completion of the operation.

Overlapping operands for the editing instructions yield unpredictable results.

Execution of Decimal Instructions

During the execution of a decimal instruction, all bytes of the operands are not necessarily accessed concurrently, and the fetch and store accesses to a single location do not necessarily occur one immediately after the other. Furthermore, for decimal instructions, data in source fields may be accessed more than once, and intermediate values may be placed in the result field that may differ from the original operand and final result values. (See "Storage-Operand Consistency" on page 5-86.) Thus, in a multiprocessing configuration, an instruction such as ADD DECIMAL cannot be safely used to update a shared storage location when the possibility exists that another CPU may also be updating that location.

Other Instructions for Decimal Operands

In addition to the decimal instructions in this chapter, MOVE NUMERICS and MOVE ZONES are provided for operating on data of lengths up to 256 bytes in the zoned format. Two instructions are provided for converting data between the zoned and packed formats: PACK transforms zoned data of lengths up to 16 bytes into packed data, and UNPACK performs the reverse transformation. MOVE WITH OFFSET can operate on packed data of lengths up to 16 bytes. Two instructions are provided for conversion between the packed-decimal and signed-binary-integer formats. CONVERT TO BINARY converts packed decimal to binary, and CONVERT TO DECIMAL

converts binary to packed decimal; the length of the packed decimal operand of these instructions is eight bytes (15 digits and sign) for CONVERT TO BINARY (CVB) and CONVERT TO DECIMAL (CVD), and sixteen bytes (31 digits and sign) for CONVERT TO BINARY (CVBG) and CONVERT TO DECIMAL (CVDG). These seven instructions are not considered to be decimal instructions and are described in Chapter 7, "General Instructions." The editing instructions in this chapter may also be used to change data from the packed to the zoned format.

Decimal-Operand Data Exception

A decimal-operand data exception is recognized when any of the following is true:

- The sign or digit codes of operands in the decimal instructions or in CONVERT TO BINARY (described in Chapter 7, "General Instructions") are invalid.
- 2. The operand fields in ADD DECIMAL, COMPARE DECIMAL, DIVIDE DECIMAL, MULTIPLY DECIMAL, and SUBTRACT DECIMAL overlap in a way other than with coincident rightmost bytes; or operand fields in ZERO AND ADD overlap, and the rightmost byte of the second operand is to the right of the rightmost byte of the first operand. On some models, the improper overlap of operands for ZERO AND ADD is not recognized as a decimal-operand data exception; instead,

- the operation is performed as if the entire second operand were fetched before any byte of the result is stored.
- 3. The multiplicand in MULTIPLY DECIMAL has an insufficient number of leftmost zeros.

A decimal-operand data exception causes the operation to be suppressed, except that, for EDIT and EDIT AND MARK, the operation may be suppressed or terminated. In the case of EDIT and EDIT AND MARK, an invalid sign code cannot occur.

Instructions

The decimal instructions and their mnemonics, formats, and operation codes are listed in Figure 8-2 on page 8-5. The figure also indicates when the condition code is set, the instruction fields that designate access registers, and the exceptional conditions in operand designations, data, or results that cause a program interruption.

Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the assembler language are shown with each instruction. For ADD DECIMAL, for example, AP is the mnemonic and $D_1(L_1,B_1),D_2(L_2,B_2)$ the operand designation.

Programming Note: The decimal instruction TEST DECIMAL is available when the extended-translation facility 2 is installed.

Name	Mne- monic	Characteristics		Op Code
ADD DECIMAL COMPARE DECIMAL DIVIDE DECIMAL EDIT EDIT AND MARK	AP CP DP ED EDMK	S C A Dd DF Dd S C A SP Dd DK Dd DK S C A Dd G1	ST B1 B2 B1 B2 ST B1 B2 ST B1 B2 ST B1 B2	F9
MULTIPLY DECIMAL SHIFT AND ROUND DECIMAL SUBTRACT DECIMAL TEST DECIMAL ZERO AND ADD	MP SRP SP TP ZAP	S	ST B1 B2 ST B1 ST B1 B2 B1 ST B1 B2	F0 FB EBC0

Explanation:

- A Access exceptions for logical addresses.
- B₁ B₁ field designates an access register in the access-register mode.
- B2 B2 field designates an access register in the access-register mode.
- C Condition code is set.
- Dd Decimal-operand data exception.
- DF Decimal-overflow exception.
- DK Decimal-divide exception.
- E2 Extended-translation facility 2.
- G1 Instruction execution includes the implied use of general register 1.
- SP Specification exception.
- SS SS instruction format.
- ST PER storage-alteration event.

Figure 8-2. Summary of Decimal Instructions

ADD DECIMAL



The second operand is added to the first operand, and the resulting sum is placed at the first-operand location. The operands and result are in the packed format.

Addition is algebraic, taking into account the signs and all digits of both operands. All sign and digit codes are checked for validity.

If the first operand is too short to contain all leftmost nonzero digits of the sum, decimal overflow occurs. The operation is completed. The result is obtained by ignoring the overflow digits, and condition code 3 is set. If the decimal-overflow mask is one, a program interruption for decimal overflow occurs. The sign of the sum is determined by the rules of algebra. In the absence of overflow, the sign of a zero result is made positive. If overflow occurs, a zero result is given either a positive or negative sign, as determined by what the sign of the correct sum would have been.

Resulting Condition Code:


- 0 Result zero; no overflow
- 1 Result less than zero; no overflow
- 2 Result greater than zero; no overflow
- 3 Overflow

Program Exceptions:

- Access (fetch, operand 2; fetch and store, operand 1)
- Data
- Decimal overflow

Programming Note: An example of the use of the ADD DECIMAL instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."

COMPARE DECIMAL



The first operand is compared with the second operand, and the result is indicated in the condition code. The operands are in the packed format.

Comparison is algebraic and follows the procedure for decimal subtraction, except that both operands remain unchanged. When the difference is zero, the operands are equal. When a nonzero difference is positive or negative, the first operand is high or low, respectively.

Overflow cannot occur because the difference is discarded.

All sign and digit codes are checked for validity.

Resulting Condition Code:

- 0 Operands equal
- 1 First operand low
- 2 First operand high
- 3 -


Program Exceptions:

- Access (fetch, operands 1 and 2)
- Data

Programming Notes:

- An example of the use of the COMPARE DECIMAL instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. The preferred and alternate sign codes for a particular sign are treated as equivalent for comparison purposes.
- 3. A negative zero and a positive zero compare equal.

DIVIDE DECIMAL



The first operand (the dividend) is divided by the second operand (the divisor). The resulting quotient and remainder are placed at the first-operand location. The operands and results are in the packed format.

The quotient is placed leftmost in the first-operand location. The number of bytes in the quotient field is equal to the difference between the dividend and divisor lengths $(L_1 - L_2)$. The remainder is placed rightmost in the first-operand location and has a length equal to the divisor length. Together, the quotient and remainder fields occupy the entire first operand; therefore, the address of the quotient is the address of the first operand.

The divisor length cannot exceed 15 digits and sign (L_2 not greater than seven) and must be less than the dividend length (L_2 less than L_1); otherwise, a specification exception is recognized.

The dividend, divisor, quotient, and remainder are each signed decimal integers in the packed format and are right-aligned in their fields. All sign and digit codes of the dividend and divisor are checked for validity.

The sign of the quotient is determined by the rules of algebra from the dividend and divisor signs. The sign of the remainder has the same value as the dividend sign. These rules hold even when the quotient or remainder is zero.

Overflow cannot occur. If the divisor is zero or the quotient is too large to be represented by the number of digits specified, a decimal-divide exception is recognized. This includes the case of division of zero by zero. The decimal-divide exception is indicated only if the sign codes of both the dividend and divisor are valid, and only if the digit or digits used in establishing the exception are valid.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2; fetch and store, operand 1)
- Data
- Decimal divide
- Specification

Programming Notes:

- An example of the use of the DIVIDE DECIMAL instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
- The dividend cannot exceed 31 digits and sign. Since the remainder cannot be shorter than one digit and sign, the quotient cannot exceed 29 digits and sign.
- 3. The condition for a decimal-divide exception can be determined by a trial comparison. The leftmost digit of the divisor is aligned one digit to the right of the leftmost dividend digit, with rightmost zeros appended up to the length of the dividend. When the divisor, so aligned, is less than or equal to the dividend, ignoring signs, a divide exception is indicated.
- If a data exception does not exist, a decimaldivide exception occurs when the leftmost dividend digit is not zero.

EDIT

The second operand (the source), which normally contains one or more decimal numbers in the packed format, is changed to the zoned format and modified under the control of the first operand (the pattern). The edited result replaces the first operand.

The length field specifies the length of the first operand, which may contain bytes of any value.

The length of the source is determined by the operation according to the contents of the pattern. The source normally consists of one or more decimal numbers, each in the packed format. The leftmost four bits of each source byte must specify

a decimal-digit code (0000-1001); a sign code (1010-1111) is recognized as a data exception. The rightmost four bits may specify either a sign code or a decimal-digit code. Access and data exceptions are recognized only for those bytes in the second operand which are actually required.

The result is obtained as if both operands were processed left to right one byte at a time. Overlapping pattern and source fields give unpredictable results.

During the editing process, each byte of the pattern is affected in one of three ways:

- 1. It is left unchanged.
- 2. It is replaced by a source digit expanded to the zoned format.
- 3. It is replaced by the first byte in the pattern, called the fill byte.

Which of the three actions takes place is determined by one or more of the following: the type of the pattern byte, the state of the significance indicator, and whether the source digit examined is zero.

Pattern Bytes: There are four types of pattern bytes: digit selector, significance starter, field separator, and message byte. Their coding is as follows:

Name	Code (Binary)
Digit selector	0010 0000
Significance starter	0010 0001
Field separator	0010 0010
Message byte	Any other

The detection of either a digit selector or a significance starter in the pattern causes an examination to be made of the significance indicator and of a source digit. As a result, either the expanded source digit or the fill byte, as appropriate, is selected to replace the pattern byte. Additionally, encountering a digit selector or a significance starter may cause the significance indicator to be changed.

The field separator identifies individual fields in a multiple-field editing operation. It is always replaced in the result by the fill byte, and the significance indicator is always off after the field separator is encountered.

Message bytes in the pattern are either replaced by the fill byte or remain unchanged in the result, depending on the state of the significance indicator. They may thus be used for padding, punctuation, or text in the significant portion of a field or for the insertion of sign-dependent symbols.

Fill Byte: The first byte of the pattern is used as the fill byte. The fill byte can have any code and may concurrently specify a control function. If this byte is a digit selector or significance starter, the indicated editing action is taken after the code has been assigned to the fill byte.

Source Digits: Each time a digit selector or significance starter is encountered in the pattern, a new source digit is examined for placement in the pattern field. Either the source digit is disregarded, or it is expanded to the zoned format, by appending the zone code 1111 on the left, and stored in place of the pattern byte.

Execution is as if the source digits were selected one byte at a time and as if a source byte were fetched for inspection only once during an editing operation. Each source digit is examined only once for a zero value. The leftmost four bits of each byte are examined first, and the rightmost four bits, when they represent a decimal-digit code, remain available for the next pattern byte that calls for a digit examination. When the leftmost four bits contain an invalid digit code, a data exception is recognized, and the operation is terminated.

At the time the left digit of a source byte is examined, the rightmost four bits are checked for the existence of a sign code. When a sign code is encountered in the rightmost four bit positions, these bits are not treated as a decimal-digit code, and a new source byte is fetched from storage when the next pattern byte calls for a source-digit examination.

When the pattern contains no digit selector or significance starter, no source bytes are fetched and examined.

Significance Indicator: The significance indicator is turned on or off to indicate the significance or nonsignificance, respectively, of subsequent source digits or message bytes. Significant source digits replace their corresponding digit selectors or significance starters in the result. Significance

nificant message bytes remain unchanged in the result.

The significance indicator, by its on or off state, indicates also the negative or positive value, respectively, of a completed source field and is used as one factor in the setting of the condition code.

The significance indicator is set to off at the start of the editing operation, after a field separator is encountered, or after a source byte is examined that has a plus code in the rightmost four bit positions.

The significance indicator is set to on when a significance starter is encountered whose source digit is a valid decimal digit, or when a digit selector is encountered whose source digit is a nonzero decimal digit, provided that in both instances the source byte does not have a plus code in the rightmost four bit positions.

In all other situations, the significance indicator is not changed. A minus sign code has no effect on the significance indicator.

Result Bytes: The result of an editing operation replaces and is equal in length to the pattern. It is composed of pattern bytes, fill bytes, and zoned source digits.

If the pattern byte is a message byte and the significance indicator is on, the message byte remains unchanged in the result. If the pattern byte is a field separator or if the significance indicator is off when a message byte is encountered in the pattern, the fill byte replaces the pattern byte in the result.

If the digit selector or significance starter is encountered in the pattern with the significance indicator off and the source digit zero, the source digit is considered nonsignificant, and the fill byte replaces the pattern byte. If the digit selector or significance starter is encountered with either the significance indicator on or with a nonzero decimal source digit, the source digit is considered significant, is changed to the zoned format, and replaces the pattern byte in the result.

Condition Code: The sign and magnitude of the last field edited are used to set the condition code. The term "last field" refers to those source digits, if

any, in the second operand selected by digit selectors or significance starters after the last field separator; if the pattern contains no field separator, there is only one field, which is considered to be the last field. If no such source digits are selected, the last field is considered to be of zero length.

Condition code 0 is set when the last field edited is zero or of zero length.

Condition code 1 is set when the last field edited is nonzero and the significance indicator is on. (This indicates a result less than zero if the last source byte examined contained a sign code in the rightmost four bits.)

Condition code 2 is set when the last field edited is nonzero and the significance indicator is off. (This indicates a result greater than zero if the last source byte examined contained a sign code in the rightmost four bits.)

Figure 8-3 on page 8-10 summarizes the functions of the EDIT and EDIT AND MARK operations. The leftmost four columns list all the significant combinations of the four conditions that can be encountered in the execution of an editing operation. The rightmost two columns list the action taken for each case -- the type of byte placed in the result field and the new setting of the significance indicator.

Resulting Condition Code:

- 0 Last field zero or zero length
- 1 Last field less than zero
- 2 Last field greater than zero
- 3 --

Program Exceptions:

- Access (fetch, operand 2; fetch and store, operand 1)
- Data

Programming Notes:

- 1. Examples of the use of the EDIT instruction are given in Appendix A, "Number Representation and Instruction-Use Examples."
- Editing includes sign and punctuation control, and the suppression and protection of leading zeros by replacing them with blanks or asterisks. It also facilitates programmed blanking

- of all-zero fields. Several fields may be edited in one operation, and numeric information may be combined with text.
- 3. In most cases, the source is shorter than the pattern because each four-bit source digit produces an eight-bit byte in the result.
- 4. The total number of digit selectors and significance starters in the pattern always equals the number of source digits edited.
- 5. If the fill byte is a blank, if no significance starter exists in the pattern, and if the source digit examined for each digit selector is zero, the editing operation blanks the result field.
- 6. The resulting condition code indicates whether or not the last field is all zeros and, if nonzero, reflects the state of the significance indicator. The significance indicator reflects the sign of the source field only if the last source byte examined contains a sign code in the rightmost four bits. For multiple-field editing operations, the condition code reflects the sign and value only of the field following the last field separator.
- 7. Significant performance degradation is possible when, with DAT on, the second-operand address of an EDIT instruction designates a location that is closer to the left of a 4K-byte boundary than the length of the first operand of that instruction. This is because the machine may perform a trial execution of the instruction to determine if the second operand actually crosses the boundary. The second operand of EDIT, while normally shorter than the first operand, can in the extreme case have the same length as the first.

EDIT AND MARK

The second operand (the source), which normally contains one or more decimal numbers in the packed format, is changed to the zoned format and modified under the control of the first operand (the pattern). The address of the first significant result byte is inserted in general register 1. The edited result replaces the pattern.

	Results				
Pattern Byte	Conditions Previous State of Significance Source Source Bits Indicator Digit Are Plus Code			Result Byte	State of Significance Indicator at End of Digit Examination
Digit selector	Off On	0 1-9 1-9 0-9 0-9	* No Yes No Yes	Fill byte Source digit# Source digit# Source digit Source digit	Off On Off On Off
Significance starter	Off On	0 0 1-9 1-9 0-9	No Yes No Yes No Yes	Fill byte Fill byte Source digit# Source digit# Source digit Source digit	On Off On Off On Off
Field separator	*	**	**	Fill byte	0ff
Message byte	Off On	**	** **	Fill byte Message byte	Off On

Explanation:

- No effect on result byte or on new state of significance indicator.
- ** Not applicable because source is not examined.
- For EDIT AND MARK only, the address of the rightmost such result byte is placed in general register 1.

Figure 8-3. Summary of Editing Functions

EDIT AND MARK is identical to EDIT, except for the additional function of inserting the address of the result byte in general register 1 if the result byte is a zoned source digit and the significance indicator was off before the examination. If no result byte meets the criteria, general register 1 remains unchanged; if more than one result byte meets the criteria, the address of the rightmost such result byte is inserted.

In the 24-bit addressing mode, the address replaces bits 40-63 of general register 1, and bits 0-39 of the register are not changed. In the 31-bit addressing mode, the address replaces bits 33-63 of general register 1, bit 32 of the register is set to zero, and bits 0-31 of the register remain unchanged. In the 64-bit addressing mode, the address replaces bits 0-63 of general register 1.

The contents of access register 1 remain unchanged.

See Figure 8-3 for a summary of the EDIT and EDIT AND MARK operations.

Resulting Condition Code:

- Last field zero or zero length
- 1 Last field less than zero
- 2 Last field greater than zero
- 3

Program Exceptions:

- Access (fetch, operand 2; fetch and store, operand 1)
- Data

Programming Notes:

- 1. Examples of the use of the EDIT AND MARK instruction are given Appendix A, "Number Representation and Instruction-Use Examples."
- 2. EDIT AND MARK facilitates the programming of floating currency-symbol insertion. Using

appropriate source and pattern data, the address inserted in general register 1 is one greater than the address where a floating currency-sign would be inserted. BRANCH ON COUNT (BCTR, BCTGR), with zero in the R_2 field, may be used to reduce the inserted address by one.

- 3. No address is inserted in general register 1 when the significance indicator is turned on as a result of encountering a significance starter with the corresponding source digit zero. To ensure that general register 1 contains a proper address when this occurs, the address of the pattern byte that immediately follows the appropriate significance starter could be placed in the register beforehand.
- 4. When multiple fields are edited with one execution of the EDIT AND MARK instruction, the address, if any, inserted in general register 1 applies to the rightmost field edited for which the criteria were met.
- 5. See also the programming note under EDIT regarding performance degradation due to a possible trial execution.

MULTIPLY DECIMAL

MP
$$D_1(L_1,B_1),D_2(L_2,B_2)$$
 [SS]

FC' L_1 L_2 B_1 D_1 B_2 D_2

8 12 16 20 32 36 47

The product of the first operand (the multiplicand) and the second operand (the multiplier) is placed at the first-operand location. The operands and result are in the packed format.

The multiplier length cannot exceed 15 digits and sign (L_2 not greater than seven) and must be less than the multiplicand length (L_2 less than L_1); otherwise, a specification exception is recognized.

The multiplicand must have at least as many bytes of leftmost zeros as the number of bytes in the multiplier; otherwise, a data exception is recognized. This restriction ensures that no product overflow occurs.

The multiplicand, multiplier, and product are each signed decimal integers in the packed format and

are right-aligned in their fields. All sign and digit codes of the multiplicand and multiplier are checked for validity. The sign of the product is determined by the rules of algebra from the multiplier and multiplicand signs, even if one or both operands are zeros.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2; fetch and store, operand 1)
- Data
- Specification

Programming Notes:

- An example of the use of the MULTIPLY DECIMAL instruction is given Appendix A, "Number Representation and Instruction-Use Examples."
- The product cannot exceed 31 digits and sign. The leftmost digit of the product is always zero.

SHIFT AND ROUND DECIMAL

The first operand is shifted in the direction and for the number of decimal-digit positions specified by the second-operand address, and, when shifting to the right is specified, the absolute value of the first operand is rounded by the rounding digit, I₃. The first operand and the result are in the packed format.

The first operand is considered to be in the packed-decimal format. Only its digit portion is shifted; the sign position does not participate in the shifting. Zeros are supplied for the vacated digit positions. The result replaces the first operand. Nothing is stored outside of the specified first-operand location.

The second-operand address, specified by the B_2 and D_2 fields, is not used to address data; bits 58-63 of that address are the shift value, and the leftmost bits of the address are ignored.

The shift value is a six-bit signed binary integer, indicating the direction and the number of decimaldigit positions to be shifted. Positive shift values specify shifting to the left. Negative shift values, which are represented in two's complement notation, specify shifting to the right. The following are examples of the interpretation of shift values:

Shift Value (Binary)	Amount and Direction
011111	31 digits to the left
000001	One digit to the left
000000	No shift
111111	One digit to the right
100000	32 digits to the right

For a right shift, the I₃ field, bits 12-15 of the instruction, is used as a decimal rounding digit. The first operand, which is treated as positive by ignoring the sign, is rounded by decimally adding the rounding digit to the leftmost of the digits to be shifted out and by propagating the carry, if any, to the left. The result of this addition is then shifted right. Except for validity checking and the participation in rounding, the digits shifted out of the rightmost decimal-digit position are ignored and are lost.

If one or more nonzero digits are shifted out during a left shift, decimal overflow occurs. The operation is completed. The result is obtained by ignoring the overflow digits, and condition code 3 is set. If the decimal-overflow mask is one, a program interruption for decimal overflow occurs. Overflow cannot occur for a right shift, with or without rounding, or when no shifting is specified.

In the absence of overflow, the sign of a zero result is made positive. If overflow occurs, the sign of the result is the same as the original sign but with the preferred sign code.

A data exception is recognized when the first operand does not have valid sign and digit codes or when the rounding digit is not a valid digit code. The validity of the first-operand codes is checked even when no shift is specified, and the validity of the rounding digit is checked even when no addition for rounding takes place.

Resulting Condition Code:

- 0 Result zero; no overflow
- Result less than zero; no overflow

- Result greater than zero; no overflow 2
- Overflow

Program Exceptions:

- Access (fetch and store, operand 1)
- · Decimal overflow

Programming Notes:

- 1. Examples of the use of the SHIFT AND ROUND DECIMAL instruction are given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. SHIFT AND ROUND DECIMAL can be used for shifting up to 31 digit positions left and up to 32 digit positions right. This is sufficient to clear all digits of any decimal number even with rounding.
- 3. For right shifts, the rounding digit 5 provides conventional rounding of the result. rounding digit 0 specifies truncation without rounding.
- 4. When the B2 field is zero, the six-bit shift value is obtained directly from bits 42-47 of the instruction.

SUBTRACT DECIMAL

The second operand is subtracted from the first operand, and the resulting difference is placed at the first-operand location. The operands and result are in the packed format.

SUBTRACT DECIMAL is executed the same as ADD DECIMAL, except that the second operand is considered to have a sign opposite to the sign in storage. The second operand in storage remains unchanged.

Resulting Condition Code:

- Result zero; no overflow
- 1 Result less than zero; no overflow
- 2 Result greater than zero; no overflow
- Overflow


Program Exceptions:

- Access (fetch, operand 2; fetch and store, operand 1)
- Data
- · Decimal overflow

TEST DECIMAL

TP D1(L1,B1)

[RSL]



The first operand is tested for valid decimal digits and a valid sign code, and the result is indicated in the condition code. The operand is in the packed format.

Resulting Condition Code:


- 0 All digit codes and the sign valid
- 1 Sign invalid
- 2 At least one digit code invalid
- 3 Sign invalid and at least one digit code invalid

Program Exceptions:

- Access (fetch, operand 1)
- Operation (if the extended-translation facility 2 is not installed)

ZERO AND ADD

ZAP D1(L1,B1),D2(L2,B2) [SS]



The second operand is placed at the first-operand location. The operation is equivalent to an addition to zero. The operand and result are in the packed format.

Only the second operand is checked for valid sign and digit codes. Extra zeros are supplied on the left for the shorter operand if needed.

If the first operand is too short to contain all leftmost nonzero digits of the second operand, decimal overflow occurs. The operation is completed. The result is obtained by ignoring the overflow digits, and condition code 3 is set. If the decimal-overflow mask is one, a program interruption for decimal overflow occurs.

In the absence of overflow, the sign of a zero result is made positive. If overflow occurs, a zero result is given the sign of the second operand but with the preferred sign code.

The two operands may overlap, provided the rightmost byte of the first operand is coincident with or to the right of the rightmost byte of the second operand. In this case, the result is obtained as if the operands were processed right to left. When the operands overlap and the rightmost byte of the first operand is to the left of the rightmost byte of the second operand, then, depending on the model, either a data exception is recognized or the result is obtained as if the entire second operand were fetched before any byte of the result is stored.

Resulting Condition Code:

- 0 Result zero; no overflow
- 1 Result less than zero; no overflow
- 2 Result greater than zero; no overflow
- 3 Overflow

Program Exceptions:

- Access (fetch, operand 2; store, operand 1)
- Data
- Decimal overflow

Programming Note: An example of the use of the ZERO AND ADD instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."

Chapter 9. Floating-Point Overview and Support Instructions

9-4
9-6
9-8
9-9
9-10
9-11
9-11
9-11

Floating-point instructions are used to perform calculations on operands having a wide range of magnitude and to obtain results scaled to preserve precision.

Floating-point operands have formats based on either the radix 16 or the radix 2. The radix values 16 and 2 lead to the terminology "hexadecimal" and "binary" floating point (HFP and BFP). The formats are also based on three operand lengths: short (32 bits), long (64 bits), and extended (128 bits). Short operands require less storage than long or extended operands. On the other hand, long and extended operands permit greater precision in computation.

A floating-point operand may be numeric or, for BFP only, nonnumeric (a not-a-number, or NaN). A numeric operand, called a floating-point number, has three components: a sign bit, a signed binary exponent, and a significand. The significand consists of an implicit unit digit to the left of an implied radix point and an explicit fraction field to the right. The significand digits are based on the radix, 2 or 16. The magnitude (an unsigned value) of the number is the product of the significand and the radix raised to the power of the exponent. The number is positive or negative depending on whether the sign bit is zero or one, respectively. A nonnumeric BFP operand also has a sign bit, signed exponent, and fraction field.

Hexadecimal-floating-point (HFP) operands have formats which provide for exponents that specify powers of the radix 16 and significands that are hexadecimal numbers. The exponent range is the same for the short, long, and extended formats. The results of most operations on HFP data are truncated to fit into the target format, but there are instructions available to round the result when converting to a narrower format. For HFP operands, the implicit unit digit of the significand is always zero. Since the value of the significand and fraction are the same, HFP operations are described in terms of the fraction, and the term significand is not used.

Binary-floating-point (BFP) operands have formats which provide for exponents that specify powers of the radix 2 and significands that are binary numbers. The exponent range differs for different formats, the range being greater for the longer formats. In the long and extended formats, the exponent range is significantly greater for BFP data than for HFP data. The results of operations performed on BFP data are rounded automatically to fit into the target format; the manner of rounding is determined by a program-settable rounding mode.

Either normalized or unnormalized numbers may be used as operands for any HFP operation, where a normalized number is one having a nonzero leftmost fraction digit. Most HFP instructions generate normalized results for greatest precision. HFP add and subtract instructions that generate unnormalized results are also available.

There are no unnormalized operands for BFP operations. For normalized BFP numbers, the implicit unit digit of the significand is one. For

© Copyright IBM Corp. 1990-2001

values too small in magnitude to be represented in normalized form, the implicit unit digit is zero. These numbers are called "denormalized" numbers. Unlike the HFP format, where the same value can have multiple representations in a given format because of the possibility of unnormalized numbers, the BFP format does not allow such redundancy.

Both BFP and HFP data formats appear in storage in the same left-to-right sequence as all other data formats. Bits of a data format that are numbered 0-7 constitute the byte in the leftmost (lowest-numbered) byte location in storage, bits 8-15 form the byte in the next sequential location, (See also the section "Storage and so on. Addressing" on page 3-2.)

Most of the floating-point instructions are defined in detail in this publication in Chapter 18, "Hexadecimal-Floating-Point Instructions," Chapter 19, "Binary-Floating-Point Instructions." This chapter, Chapter 9, defines in detail instructions called floating-point-support (FPS) instructions. The FPS instructions either have operands that may be in either the BFP or the HFP format or have the function of converting between the two formats. This chapter also provides summary information about all of the floating-point instructions.

Registers And Controls

Floating-Point Registers

All floating-point instructions (FPS, BFP, and HFP) use the same 16 floating-point registers. The floating-point registers are identified by the numbers 0-15 and are designated by a four-bit R field in floating-point instructions. Each floatingpoint register is 64 bits long and can contain either a short (32-bit) or a long (64-bit) floating-point operand.

A short floating-point number requires only the leftmost 32 bit positions of a floating-point register. The rightmost 32 bit positions of the register are ignored when the register is the source of an operand in the short format, and, unless otherwise specified, they remain unchanged when a short result is placed in the register.

A number in the extended (128-bit) format occupies a register pair. Register pairs are formed by coupling the 16 registers as follows: 0 and 2, 4 and 6, 8 and 10, 12 and 14, 1 and 3, 5 and 7, 9 and 11, and 13 and 15.

Each of the eight pairs is referred to by the number of the lower-numbered register of the pair.

Additional Floating-Point (AFP) Registers

Floating-point registers 0, 2, 4, and 6 are ones that were originally available on ESA/390 models. The remaining 12 floating-point registers (1, 3, 5, and 7-15) were added to ESA/390 and are referred to as the additional floating-point (AFP) registers. The AFP registers can be used only if bit 45 of control register 0, AFP-register-control bit, is one. Attempting to use an AFP register when the AFP-register-control bit is zero results in an AFP-register data exception (DXC 1).

Valid Floating-Point-Register **Designations**

Any installed register may be designated by an instruction to specify the register location of a short or long floating-point operand.

An instruction specifying a floating-point operand in the extended format must designate register 0, 1, 4, 5, 8, 9, 12, or 13; otherwise, a specification exception is recognized.

Floating-Point-Control (FPC) Register

The floating-point-control (FPC) register is a 32-bit register that contains mask bits, flag bits, a dataexception code, and rounding-mode bits. FPC register is described in the section "Floating-Point-Control (FPC) Register" on page 19-2.

AFP-Register-Control Bit

of control register 0 is AFP-register-control bit. The AFP registers and the BFP instructions can be used successfully only when the AFP-register-control bit is one. Attempting to use one of the 12 additional floatingpoint registers when the AFP-register-control bit is zero results in an AFP-register data exception (DXC 1). Attempting to execute any BFP instruction when the AFP-register-control bit is zero results in a BFP-instruction data exception (DXC 2). If the conditions for both DXC 1 and DXC 2 exist, DXC 1 is reported. If the conditions for both a data exception and a specification exception exist, it is unpredictable which exception is reported.

The initial value of the AFP-register-control bit is zero.

Explicit Rounding Methods

The floating-point-support instruction CONVERT HFP TO BFP includes an M₃ modifier field which can specify any of five rounding methods. One HFP instruction (CONVERT TO FIXED) and three BFP instructions (CONVERT TO FIXED, DIVIDE TO INTEGER, and LOAD FP INTEGER) also include either an M₃ modifier field or a similar M₄ modifier field. The five rounding methods are as follows:

Mз or

M₄ Rounding Method

1 Biased round to nearest:

Round the intermediate result up or down to the nearest representable value; that is, add, ignoring the sign, a one to the bit just beyond the last result bit to be retained, propagate the carry, and discard the bits beyond the last one to be retained.

4 Round to nearest:

Round the intermediate result up or down to the nearest representable value; that is, add, ignoring the sign, a one to the bit just beyond the last result bit to be retained, propagate the carry, and discard the bits beyond the last one to be retained. If the difference was exactly one-half ulp (a one in the bit position just beyond the last place, with all zeros beyond that), the nearest even number is chosen; that is, after the rounding addition, the last result bit retained is set to zero.

5 Round toward 0:

Discard all bits to the right of the last intermediate-result bit to be retained.

6 Round toward +∞:

If the intermediate result is positive and there are any ones to the right of the last result bit to be retained, add one to that bit. Then, for either sign, discard the bits beyond the last one to be retained.

7 Round toward -∞:

If the intermediate result is negative and there are any ones to the right of the last result bit to be retained, subtract one from that bit (that is, add one to the magnitude). Then, for either sign, discard the bits beyond the last one to be retained.

The handling of an M_3 or M_4 value of zero depends on the type of instruction. For BFP instructions, an M_3 or M_4 value of zero causes rounding to be performed according to the current rounding mode specified in the FPC register. The floating-point-support and HFP instructions treat an M_3 or M_4 of zero the same as 5, that is, round toward zero.

Summary of Rounding Action

Figure 9-1 on page 9-4 summarizes the rounding action for floating-point-support (FPS), BFP, and HFP instructions.

	Rounding Action For				
Instruction	FPS Inst.	HFP Inst.	BFP Inst.		
ADD	_	_	CRM		
ADD NORMALIZED	_	GD	_		
ADD UNNORMALIZED	_	GD	_		
CONVERT BFP TO HFP	E	_	_		
CONVERT FROM FIXED	_	RTZ	CRM		
CONVERT HFP TO BFP	М	_	_		
CONVERT TO FIXED	_	М	М		
DIVIDE	_	RTZ	CRM		
DIVIDE TO INTEGER	_	_	М		
HALVE	_	RTZ	_		
LOAD FP INTEGER	_	RTZ	М		
LOAD ROUNDED	_	BR	CRM		
MULTIPLY	_	RTZ	CRM		
MULTIPLY AND ADD	_	_	CRM		
MULTIPLY AND SUBTRACT	_	_	CRM		
SQUARE ROOT	_	BR	CRM		
SUBTRACT	_	_	CRM		
SUBTRACT NORMALIZED	_	GD	_		
SUBTRACT UNNORMAL- IZED	_	GD	_		

Explanation:

BR Biased round to nearest.

CRM Rounded according to current rounding mode.

E Result is exact, no rounding is required.

GD Round using a guard digit; see the instruction definition. This is almost, but not quite, round toward 0.

M Rounding is specified by a modifier field in the instruction.

RTZ Round toward 0.

Figure 9-1. Comparison of Rounding Action

Comparison of BFP and HFP Number Representations

BFP and HFP Number Ranges

Figure 9-2 shows the range of numbers, in decimal form, that can be represented in different floating-point formats.

	Туре	Short	Long	Extended
Nmax	BFP	±3.4×10+38	±1.8×10+308	±1.2×10+4932
	HFP	±7.2×10+75	±7.2×10+75	±7.2×10+75
Nmin	BFP	±1.2×10 ⁻³⁸	±2.2×10-308	±3.4×10-4932
	HFP	±5.5×10 ⁻⁷⁹	±5.5×10 ⁻⁷⁹	±5.5×10 ⁻⁷⁹
Dmin	BFP	±1.4×10-45	±4.9×10-324	±6.5×10-4966
	HFP	±5.2×10 ⁻⁸⁵	±1.2×10-94	±1.7×10-111

Explanation:

Dmin Smallest (in magnitude) representable denormalized (BFP) or nonzero unnormalized (HFP) number.

Nmax Largest (in magnitude) representable number.

Nmin Smallest (in magnitude) representable normalized number.

Values are decimal approximations.

Figure 9-2. Number Ranges for BFP and HFP Formats

Equivalent BFP and HFP Number Representations

The exponent of an HFP number is represented in the number as an unsigned seven-bit binary integer called the characteristic. The characteristic is obtained by adding 64 to the exponent value (excess-64 notation). The range of the characteristic is 0 to 127, which corresponds to an exponent range of -64 to +63.

The exponent of a BFP number is represented in the number as an unsigned binary integer called the biased exponent. The biased exponent is obtained by adding a bias to the exponent value. The number of bit positions containing the biased exponent, the value of the bias, and the exponent range depend on the number format (short, long, or extended) and are shown for the three formats in Figure 19-7 on page 19-5. Biased exponents

are similar to the characteristics of the HFP format, except that special meanings are attached to biased exponents of all zeros and all ones, which are discussed in the section "Classes of BFP Data" on page 19-5.

In each of the three BFP or HFP formats, the binary or hexadecimal point of a number, respectively, is considered to be to the left of the leftmost fraction digit. To the left of the point there is an implied unit digit, which is considered to be zero for HFP numbers or, for BFP numbers, one for normalized numbers and zero for zeros and denormalized numbers.

Figure 9-3 and Figure 9-4 on page 9-6 give examples of the closest representation of the same numbers in the BFP and HFP formats, with BFP values being rounded to nearest and HFP values being truncated.

The figures do not necessarily show the results of BFP/HFP conversions exactly. Rounding errors may make a small difference. Also, Figure 9-3 shows corresponding rounded short-format numbers, not the long HFP results of conversion from short BFP operands.

Value		S BE or C Fraction				
1.0	В	0 01111111 000000000000000000000000				
	Н	0 1000001 000100000000000000000000				
0.5	В	0 01111110 00000000000000000000000				
	Н	0 1000000 100000000000000000000000				
1/64	В	0 01111001 00000000000000000000000				
	Н	0 0111111 010000000000000000000000				
+0	В	0 00000000 000000000000000000000000				
	Н	0 0000000 00000000000000000000000000000				
-0	В	1 00000000 0000000000000000000000000000				
	Н	1 0000000 00000000000000000000000000000				
-15.0	В	1 10000010 111000000000000000000000				
	Н	1 1000001 1111000000000000000000000				
20/7	В	0 10000000 01101101101101101101				
	Н	0 1000001 001011011011011011011				
2-126	В	0 00000001 000000000000000000000000				
	Н	0 0100001 010000000000000000000000				
2-149	В	0 0000000 00000000000000000000000000000				
	Н	0 0011011 1000000000000000000000000				
2 ¹²⁸ ×F	В	0 11111110 1111111111111111111111				
F=1-2 ⁻²⁴	Н	0 1100000 11111111111111111111111				
2-260	В	Zero (number too small)				
	Н	0 0000000 0001000000000000000000000				
2 ²⁴⁸ ×F	В	Not representable				
F=1-2 ⁻²⁴	Н	0 1111110 11111111111111111111111				
Explanation	า:					
B BE or C	BFP. C Biased exponent of BFP number or characteristic of HFP number.					
H S						

Figure 9-3. Examples of FP and HFP Numbers in Short Format

Value		S BE or C Fraction
1.0	В	0 01111111111 0000000000000000000000000
	Н	0 1000001 00010000000000000000000000000
0.5	В	0 011111111110 000000000000000000000000
	Н	0 1000000 10000000000000000000000000000
1/64	В	0 011111111001 000000000000000000000000
	Н	0 0111111 01000000000000000000000000000
+0	В	0 0000000000 00000000000000000000000000
	Н	0 0000000 00000000000000000000000000000
-0	В	1 0000000000 00000000000000000000000000
	Н	1 0000000 00000000000000000000000000000
-15.0	В	1 10000000010 1110000000000000000000000
	Н	1 1000001 11110000000000000000000000000
20/7	В	0 10000000000 01101101101101101101 101101
	Н	0 1000001 001011011011011011011011 011011
2-1022	В	0 0000000001 000000000000000000 00000000
	Н	Zero (number too small)
2-1074	В	0 0000000000 0000000000000000000 000000
	Н	Zero (number too small)
2 ¹⁰²⁴ ×F	В	0 11111111110 1111111111111111111 111111
F=1-2 ⁻⁵³	Н	Not representable
2-260	В	0 01011111011 000000000000000000000 000000
	Н	0 0000000 00010000000000000000000000000
2 ²⁴⁸ ×F	В	0 10011110111 000000000000000000000 000000
F=1-2-56	Н	0 1111110 111111111111111111111111 111111
Explanation	1:	
B BE or C H S	BFF Bias HFF Sigi	sed exponent of BFP number or characteristic of HFP number.

Figure 9-4. Examples of BFP and HFP Numbers in Long Format

Instructions

The floating-point-support instructions and their mnemonics and operation codes are listed in Figure 9-5 on page 9-7. The figure indicates, in the column labeled "Characteristics," the instruction format, when the condition code is set, the instruction fields that designate access registers, and the exceptional conditions in operand designations, data, or results that cause a program interruption.

All floating-point-support instructions are subject to the AFP-register-control bit, bit 45 of control register 0. The AFP-register-control bit must be one when an AFP register is specified as an operand location; otherwise, an AFP-register data exception, DXC 1, is recognized.

Mnemonics for the floating-point instructions have an R as the last letter when the instruction is in the RR, RRE, or RRF format. Certain letters are used for floating-point instructions to represent operand-format length, as follows:

D Long E Short

X Extended

Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the assembler

language are shown with each instruction. For a register-to-register operation using LOAD (short), for example, LER is the mnemonic and R₁,R₂ the operand designation.

Name I			Characteristics				Op Code
CONVERT BFP TO HFP (long) CONVERT BFP TO HFP (short to long) CONVERT HFP TO BFP (long) CONVERT HFP TO BFP (long to short) LOAD (extended)	THDR THDER TBDR TBEDR LXR	RRE C RRE C RRF C RRF C RRE	SP	Da Da Da Da Da			B359 B358 B351 B350 B365
LOAD (long) LOAD (long) LOAD (short) LOAD (short) LOAD ZERO (extended)	LDR LD LER LE LZXR	RR RX RR RX RRE	A A SP	Da Da Da Da Da		B2 B2	38
LOAD ZERO (long) LOAD ZERO (short) STORE (long) STORE (short)	LZDR LZER STD STE	RRE RRE RX RX	A A	Da Da Da Da	ST ST	B2 B2	

Explanation:

- Access exceptions for logical addresses.
- B2 field designates an access register in the access-register mode.
- Condition code is set.
- Da AFP-register data exception.
- RR instruction format.
- RRE RRE instruction format.
- RRF RRF instruction format.
- RXRX instruction format.
- SP Specification exception.
- ST PER storage-alteration event.

Figure 9-5. Summary of Floating-Point-Support Instructions

CONVERT BFP TO HFP

Mnemonic R₁,R₂ [RRE]

Op Code ////// R₁ R₂

0 16 24 28 31

Mnemonic Op Code Operands
THDER 'B358' Short BFP operand,
long HFP result
Long BFP operand,
long HFP result

The second operand (the source operand) is converted from the binary-floating-point (BFP) format to the hexadecimal-floating-point (HFP) format, and the normalized result is placed at the first-operand location. The sign and magnitude of the source operand are tested to determine the setting of the condition code.

For numeric operands, the sign of the result is the sign of the source operand. If the source operand has a sign bit of one and all other operand bits are zeros, the result also is a one followed by all zeros.

When, for THDR, the characteristic of the result would be negative, the result is made all zeros but with the same sign as that of the source operand, and condition code 1 or 2 is set to indicate the sign of the source operand.

When, for THDR, the characteristic of the hexadecimal intermediate result is too large to fit into the target format, the result is set to all ones (that is, the largest-in-magnitude representable number) but with the same sign as that of the source operand, and condition code 3 is set.

See Figure 9-6 for a detailed description of the results of this instruction.

Resulting Condition Code:

- 0 Source was zero
- 1 Source was less than zero
- 2 Source was greater than zero
- 3 Special case

Program Exceptions:

· Data with DXC 1, AFP register

Programming Notes:

- 1. The BFP-to-HFP conversion instructions are summarized in Figure 9-7 on page 9-9.
- 2. CONVERT BFP TO HFP (THDER) converts BFP operands in the short format to HFP operands in the long format, rather than converting short to short, to retain full precision. Using this long HFP result subsequently as a short operand requires no extra conversion steps.

Source Operand (a)	Results
-∞ ≤ a < -Hmax	T(-Hmax), cc3
-Hmax ≤ a ≤ -Hmin	T(r), cc1
-Hmin < a < 0	T(-0) ¹ , cc1
-0	T(-0), cc0
+0	T(+0), cc0
0 < a < +Hmin	T(+0) ² , cc2
+Hmin ≤ a ≤ +Hmax	T(r), cc2
+Hmax < a ≤ +∞	T(+Hmax), cc3
NaN	T(+Hmax), cc3

Explanation:

- ¹ Condition code 1 is set to indicate the source was less than zero.
- ² Condition code 2 is set to indicate the source was greater than zero.
- ccn Condition code is set to n.
- r The value derived when the BFP source value a is converted to the HFP format. This result is always exact.

Hmax Largest (in magnitude) representable number in the target HFP format.

Hmin Smallest (in magnitude) representable normalized number in the target HFP format

T(x) The value x is placed at the target operand location.

Figure 9-6. Results: CONVERT BFP TO HFP

		Sou	ırce		Overflow,		
Instruction	Mne- monic	Format	Significant Bits	Format	Significant Bits	Result	Underflow Possible
CONVERT BFP TO	THDER	BFP short	24	HFP long	53-56	Exact	No
HFP	THDR	BFP long	53	HFP long	53-56	Exact	Yes
CONVERT HFP TO	TBEDR	HFP long	53-56	BFP short	24	Rounded	Yes
BFP	TBDR	HFP long	53-56	BFP long	53	Rounded	No

Figure 9-7. Summary of BFP-to/from-HFP Conversion Instructions

CONVERT HFP TO BFP

Mnemonic R1, M3, R2 [RRF] Op Code Мз //// Rı R2 0 16 20 24 28 31 Mnemonic Op Code **Operands** B350' Long HFP operand, **TBEDR** short BFP result **TBDR** 'B351' Long HFP operand, long BFP result

The second operand (the source operand) is converted from the hexadecimal-floating-point (HFP) format to the binary-floating-point (BFP) format, and the result rounded according to the rounding method specified by the M₃ field is placed at the first-operand location. The sign and magnitude of the source operand are tested to determine the setting of the condition code.

The M₃ field contains a modifier specifying a rounding method, as follows:

M₃ Rounding Method

- 0 Round toward 0
- 1 Biased round to nearest
- 4 Round to nearest
- 5 Round toward 0
- 6 Round toward +∞
- 7 Round toward -∞

A modifier other than 0, 1, or 4-7 is invalid.

The sign of the result is the sign of the second operand. If the second operand has a sign bit of one and all other operand bits are zeros, the result also is a one followed by all zeros.

See Figure 9-8 on page 9-10 for a detailed description of the results of this instruction.

The M₃ field must designate a valid modifier; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 Source was zero
- 1 Source was less than zero
- 2 Source was greater than zero
- 3 Special case

Program Exceptions:

- Data with DXC 1, AFP register
- · Specification

Programming Notes:

- 1. The HFP-to-BFP conversion instructions are summarized in Figure 9-7.
- 2. Conversion to short BFP numbers requires HFP operands in the long format; a short HFP operand should be extended to long by ensuring that the right half of the register is cleared. Thus, the entire register should be cleared before loading a short HFP operand into it for conversion to BFP. This avoids unrepeatable rounding errors in the BFP result due to data left over from previous use.

Source Operand (a)	Results
a < -Nmax	See Part 2 of this figure.
-Nmax ≤ a ≤ -Nmin	T(r), cc1
-Nmin < a ≤ -Dmin	T(d), cc1
-Dmin < a < 0	T(d) ¹ , cc1
-0	T(-0), cc0
+0	T(+0), cc0
0 < a < +Dmin	T(d) ² , cc2
+Dmin ≤ a < +Nmin	T(d), cc2
+Nmin ≤ a ≤ +Nmax	T(r), cc2
+Nmax < a	See Part 2 of this figure.

Figure 9-8 (Part 1 of 2). Results: CONVERT HFP to BFP

	Results for Rounding Method Specified in M₃							
Source Operand (a)	Biased Round to Nearest	Round to Nearest	Round toward 0	Round toward +∞	Round toward -∞			
a < -Nmax	T(-∞), cc3	T(-∞), cc3	T(-Nmax), cc3	T(-Nmax), cc3	T(-∞), cc3			
+Nmax < a	T(+∞), cc3	T(+∞), cc3	T(+Nmax), cc3	T(+∞), cc3	T(+Nmax), cc3			

Explanation:

- Condition code 1 is set for this case, even when the rounded result is zero.
- ² Condition code 2 is set for this case, even when the rounded result is zero.

ccn Condition code is set to n.

- d The denormalized value derived when the HFP source value a is rounded to the format of the target using the rounding method specified in the M₃ field.
- r The value derived when the HFP source value a is rounded to the format of the target using the rounding method specified in the M₃ field.


Dmin Smallest (in magnitude) representable denormalized number in the target BFP format.

Nmax Largest (in magnitude) representable finite number in the target BFP format.

Nmin Smallest (in magnitude) representable normalized number in the target BFP format.

T(x) The value x is placed at the target operand location.

Figure 9-8 (Part 2 of 2). Results: CONVERT HFP to BFP



Mnemonic3 R₁,D₂(X₂,B₂) [RX]

Op Code R₁ X₂ B₂ D₂

0 8 12 16 20 31

Mnemonic3 Op Code Operands

'78'

'68'

The second operand is placed unchanged at the first-operand location.

Short

Long

The operation is performed without inspecting the contents of the second operand; no arithmetic exceptions are recognized.

For LXR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:


l F

LD

- Access (fetch, operand 2 of LE and LD only)
- Data with DXC 1, AFP register
- Specification (LXR only)

LOAD ZERO

Mnemonic R₁ [RRE]



Mnemonic Op Code Operands
LZER 'B374' Short
LZDR 'B375' Long
LZXR 'B376' Extended

All bits of the first operand are set to zeros.

For LZXR, The R₁ field must designate a valid floating-point-register pair; otherwise, a specification exception is recognized.


Condition Code: The code remains unchanged.

Program Exceptions:

- · Data with DXC 1, AFP register
- Specification (LZXR only)

Programming Note: LOAD ZERO sets all bits of a register to zeros, which produces a positive zero value in both the HFP and BFP formats.

STORE



The first operand is placed unchanged in storage at the second-operand location.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (store, operand 2)
- Data with DXC 1, AFP register

Summary of All Floating-Point Instructions

Figures 9-9 through 9-13 on following pages show all floating-point instructions arranged in various categories of operand format and type of operation (principally, register-and-register and registeroperations). Figure 9-9 and-storage page 9-12 shows the floating-point-support instructions. Figure 9-10 on page 9-12 shows the BFP and HFP instructions with all operands of the same length. Figure 9-11 on page 9-13 shows the BFP and HFP instructions in which the result is longer than the source operand. Figure 9-12 page 9-13 shows the BFP and HFP instructions in which the result is shorter than the source operand. Figure 9-13 on page 9-13 shows the other BFP instructions, including those instructions which operate on the FPC register. The instructions CONVERT FROM FIXED and CONVERT TO FIXED convert between fixed-point and floating-point formats. In the figures, entries for 32-bit fixed-point operands are combined in the same column with entries for 32-bit short operands, and entries for 64-bit fixed-point operands are combined in the same column with entries for 64-bit long operands.

	Short (32)		Long	(64)	Ext. (128)	32 to 64	64 to 32
Instruction Name	R-R	R-S	R-R	R-S	R-R	R-R	R-R
CONVERT BFP TO HFP			THDR			THDER	
CONVERT HFP TO BFP			TBDR				TBEDR
LOAD	LER	LE	LDR	LD	LXR		
LOAD ZERO	LZER		LZDR		LZXR		
STORE		STE		STD			
Explanation:							

- R-R Register-and-register operation.
- R-S Register-and-storage operation.

Figure 9-9. Floating-Point-Support Instructions

	HFP Instructions					BFP Instructions				
	Short	t (32)	Long	(64)	Ext. (128)	Short	(32)	Long	(64)	Ext. (128)
Instruction Name	R-R	R-S	R-R	R-S	R-R	R-R	R-S	R-R	R-S	R-R
ADD						AEBR	AEB	ADBR	ADB	AXBR
ADD NORMALIZED	AER	AE	ADR	AD	AXR					
ADD UNNORMALIZED	AUR	AU	AWR	AW						
COMPARE	CER	CE	CDR	CD	CXR	CEBR	CEB	CDBR	CDB	CXBR
COMPARE AND SIGNAL						KEBR	KEB	KDBR	KDB	KXBR
CONVERT FROM FIXED ¹	CEFR		CDGR			CEFBR		CDGBR		
CONVERT TO FIXED ¹	CFER		CGDR		<u> </u>	CFEBR		CGDBR		
DIVIDE	DER	DE	DDR	DD	DXR	DEBR	DEB	DDBR	DDB	DXBR
DIVIDE TO INTEGER						DIEBR		DIDBR		
HALVE	HER		HDR							
LOAD AND TEST	LTER		LTDR		LTXR	LTEBR		LTDBR		LTXBR
LOAD COMPLEMENT	LCER		LCDR		LCXR	LCEBR		LCDBR		LCXBR
LOAD FP INTEGER	FIER		FIDR		FIXR	FIEBR		FIDBR		FIXBR
LOAD NEGATIVE	LNER		LNDR		LNXR	LNEBR		LNDBR		LNXBR
LOAD POSITIVE	LPER		LPDR		LPXR	LPEBR		LPDBR		LPXBR
MULTIPLY	MEER	MEE	MDR	MD	MXR	MEEBR	MEEB	MDBR	MDB	MXBR
MULTIPLY AND ADD						MAEBR	MAEB	MADBR	MADB	
MULTIPLY AND SUBTRACT						MSEBR	MSEB	MSDBR	MSDB	
SQUARE ROOT	SQER	SQE	SQDR	SQD	SQXR	SQEBR	SQEB	SQDBR	SQDB	SQXBR
SUBTRACT						SEBR	SEB	SDBR	SDB	SXBR
SUBTRACT NORMALIZED	SER	SE	SDR	SD	SXR					
SUBTRACT UNNORMALIZED	SUR	SU	SWR	SW						
TEST DATA CLASS						TCEB		TCDB		тсхв

Explanation:

- This instruction also has mixed-length operands.
- R-R Register-and-register operation.
- R-S Register-and-storage operation.

Figure 9-10. BFP and HFP Instructions with All Operands of Same Length

		HFP Instructions						BFP Instructions				
	32 to	64	64 to	64 to 128		128	32 to 64		64 to 128		32 to	128
Instruction Name	R-R	R-S	R-R	R-S	R-R	R-S	R-R	R-S	R-R	R-S	R-R	R-S
CONVERT FROM FIXED	CDFR		CXGR		CXFR		CDFBR		CXGBR		CXFBR	
CONVERT TO FIXED	CGER						CGEBR					
LOAD LENGTHENED	LDER	LDE	LXDR	LXD	LXER	LXE	LDEBR	LDEB	LXDBR	LXDB	LXEBR	LXEB
MULTIPLY	MDER	MDE	MXDR	MXD			MDEBR	MDEB	MXDBR	MXDB		
Explanation:												
R-R Register-and-register operation.												

R-S Register-and-storage operation.

Figure 9-11. BFP and HFP Instructions with Result Longer than Source

	H	IFP Instruction	าร	BFP Instructions				
	64 to 32	128 to 64	128 to 32	64 to 32	128 to 64	128 to 32		
Instruction Name	R-R	R-R	R-R	R-R	R-R	R-R		
CONVERT FROM FIXED	CEGR			CEGBR	CGXBR	CFXBR		
CONVERT TO FIXED	CFDR	CGXR	CFXR	CFDBR	CGXBR	CFXBR		
LOAD ROUNDED	LEDR	LDXR	LEXR	LEDBR	LDXBR	LEXBR		
Explanation:								
R-R Register-and-register operation.								

Figure 9-12. BFP and HFP Instructions with Result Shorter than Source

Instruction Name	Mnemonic
EXTRACT FPC	EFPC
LOAD FPC	LFPC
SET FPC	SFPC
SET ROUNDING MODE	SRNM
STORE FPC	STFPC

Figure 9-13. Other BFP Instructions

Chapter 10. Control Instructions

BRANCH AND SET AUTHORITY 10-6	PROGRAM TRANSFER 10-74
BRANCH AND STACK 10-10	PURGE ALB
BRANCH IN SUBSPACE GROUP 10-13	PURGE TLB
COMPARE AND SWAP AND PURGE . 10-18	RESET REFERENCE BIT EXTENDED . 10-80
DIAGNOSE	RESUME PROGRAM 10-81
EXTRACT AND SET EXTENDED	SET ADDRESS SPACE CONTROL
AUTHORITY 10-20	FAST 10-83
EXTRACT PRIMARY ASN 10-20	SET CLOCK
EXTRACT SECONDARY ASN 10-21	SET CLOCK COMPARATOR 10-86
EXTRACT STACKED REGISTERS 10-21	SET CLOCK PROGRAMMABLE FIELD .10-86
EXTRACT STACKED STATE 10-23	SET CPU TIMER 10-86
INSERT ADDRESS SPACE CONTROL .10-26	SET PREFIX 10-87
INSERT PSW KEY 10-27	SET PSW KEY FROM ADDRESS 10-87
INSERT STORAGE KEY EXTENDED . 10-27	SET SECONDARY ASN 10-88
INSERT VIRTUAL STORAGE KEY 10-28	SET STORAGE KEY EXTENDED 10-91
INVALIDATE PAGE TABLE ENTRY 10-29	SET SYSTEM MASK 10-91
LOAD ADDRESS SPACE	SIGNAL PROCESSOR 10-91
PARAMETERS 10-30	STORE CLOCK COMPARATOR 10-93
LOAD CONTROL 10-39	STORE CONTROL 10-93
LOAD PSW 10-39	STORE CPU ADDRESS 10-94
LOAD PSW EXTENDED 10-40	STORE CPU ID 10-94
LOAD REAL ADDRESS 10-41	STORE CPU TIMER 10-95
LOAD USING REAL ADDRESS 10-46	STORE FACILITY LIST 10-95
MODIFY STACKED STATE 10-46	STORE PREFIX 10-95
MOVE PAGE 10-48	STORE REAL ADDRESS 10-96
MOVE TO PRIMARY 10-50	STORE SYSTEM INFORMATION 10-97
MOVE TO SECONDARY 10-50	STORE THEN AND SYSTEM MASK . 10-107
MOVE WITH DESTINATION KEY 10-52	STORE THEN OR SYSTEM MASK 10-107
MOVE WITH KEY 10-53	STORE USING REAL ADDRESS 10-107
MOVE WITH SOURCE KEY 10-54	TEST ACCESS 10-108
PAGE IN	TEST BLOCK 10-110
PAGE OUT 10-56	TEST PROTECTION 10-113
PROGRAM CALL 10-57	TRACE 10-115
PROGRAM RETURN 10-70	TRAP 10-116

This chapter includes all privileged and semiprivileged instructions described in this publication, except the input/output instructions, which are described in Chapter 14, "I/O Instructions."

Privileged instructions may be executed only when the CPU is in the supervisor state. An attempt to execute a privileged instruction in the problem state generates a privileged-operation exception.

The semiprivileged instructions are those instructions that can be executed in the problem state when certain authority requirements are met. An attempt to execute a semiprivileged instruction

in the problem state when the authority requirements are not met generates a privilegedoperation exception or some other program-interruption condition depending on the particular requirement which is violated. Those requirements which cause a privileged-operation exception to be generated in the problem state are not enforced when execution is attempted in the supervisor state.

The control instructions and their mnemonics, formats, and operation codes are listed in Figure 10-1 on page 10-3. The figure also indicates which instructions are new in z/Architecture

© Copyright IBM Corp. 1990-2001 10-1

as compared to ESA/390, when the condition code is set, the instruction fields that designate access registers, and the exceptional conditions in operand designations, data, or results that cause a program interruption.

The instructions that are new in z/Architecture are indicated in Figure 10-1. by "N."

When the operands of an instruction are 32-bit operands, the mnemonic for the instruction does not include a letter indicating the operand length. If there is an instruction with the same name but with 64-bit operands, its mnemonic includes the letter "G." In Figure 10-1, when there is an instruction with 32-bit operands and another instruction with the same name but with "G" added

in its mnemonic, the first instruction has "(32)" after its name, and the other instruction has "(64)" after its name.

For those control instructions which have special rules regarding the handling of exceptional situations, a section called "Special Conditions" is included. This section indicates the type of ending (suppression, nullification, or completion) only for those exceptions for which the ending may vary.

Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the assembler language are shown with each instruction. For LOAD PSW, for example, LPSW is the mnemonic and D₂(B₂) the operand designation.

Name	Mne- monic						CI	hara	act	eri	stics					Op Code
BRANCH AND SET AUTHORITY BRANCH AND STACK BRANCH IN SUBSPACE GROUP COMPARE AND SWAP AND PURGE DIAGNOSE	BSA BAKR BSG CSP	RRE RRE RRE RRE	C DM		P	A ¹ A ¹ A ¹ DM	SP	S0 Z ⁵ S0	Τ	\$		B B B	ST ST		R2	B25A B240 B258 B250 83
EXTRACT AND SET EXTENDED AUTHORITY EXTRACT PRIMARY ASN EXTRACT STACKED REGISTERS (32) EXTRACT STACKED REGISTERS (64) EXTRACT STACKED STATE	ESEA EPAR EREG EREGG ESTA	RRE RRE RRE RRE RRE	С	N N	P Q	A ¹ A ¹ A ¹	SP	SO SE SE SE								B99D B226 B249 B90E B24A
EXTRACT SECONDARY ASN INSERT ADDRESS SPACE CONTROL INSERT PSW KEY INSERT STORAGE KEY EXTENDED INSERT VIRTUAL STORAGE KEY	ESAR IAC IPK ISKE IVSK	RRE RRE S RRE RRE	С		Q Q Q P Q	A ¹		\$0 \$0			G2				R2	B227 B224 B20B B229 B223
INVALIDATE PAGE TABLE ENTRY LOAD ADDRESS SPACE PARAMETERS LOAD CONTROL (32) LOAD CONTROL (64) LOAD PSW	IPTE LASP LCTL LCTLG LPSW	RRE SSE RS RSE S	C L	N	P P P	A¹ A¹ A A	SP SP SP SP	\$0		\$ ¢				В1		B221 E500 B7 EB2F 82
LOAD PSW EXTENDED LOAD REAL ADDRESS (32) LOAD REAL ADDRESS (64) LOAD USING REAL ADDRESS (32) LOAD USING REAL ADDRESS (64)	LPSWE LRA LRAG LURA LURAG	S RX RXE RRE RRE	L C C	N N N	P P P		SP SP SP	\$0		¢					BP	B2B2 B1 E303 B24B B905
MODIFY STACKED STATE MOVE PAGE MOVE TO PRIMARY MOVE TO SECONDARY MOVE WITH DESTINATION KEY	MSTA MVPG MVCP MVCS MVCDK	RRE RRE SS SS SSE	C C C		QQ	A¹ A A A A	SP SP	SE SO SO		¢¢	G0 GM		ST ST ST ST ST			B247 B254 DA DB E50F
MOVE WITH KEY MOVE WITH SOURCE KEY PAGE IN PAGE OUT PROGRAM CALL	MVCK MVCSK PGIN PGOUT PC	SS SSE RRE RRE S		ES ES	Q P P	A A A ¹ A ¹		Z¹	T	¢ ¢	GM GM	В			B2 B2	D9 E50E B22E B22F B218

Figure 10-1 (Part 1 of 4). Summary of Control Instructions

Name	Mne- monic						CI	har	act	eri	stics					Op Code
PROGRAM RETURN PROGRAM TRANSFER PURGE ALB PURGE TLB RESET REFERENCE BIT EXTENDED	PR PT PALB PTLB RRBE	E RRE RRE S RRE	L C		Q P P	A ¹ A ¹	SP SP	Z ⁴ Z ²	T	¢² ¢ \$		ВВВ	ST			0101 B228 B248 B20D B22A
RESUME PROGRAM SET ADDRESS SPACE CONTROL SET ADDRESS SPACE CONTROL FAST SET CLOCK SET CLOCK COMPARATOR	RP SAC SACF SCK SCKC	S S S S	L C		Q Q P	A A A	SP SP SP SP	WE SW SW		¢		В			B2	B277 B219 B279 B204 B206
SET CLOCK PROGRAMMABLE FIELD SET CPU TIMER SET PREFIX SET PSW KEY FROM ADDRESS SET SECONDARY ASN	SCKPF SPT SPX SPKA SSAR	E S S RRE				A A A¹	SP SP SP	Z ³	T	\$ ¢	G0					0107 B208 B210 B20A B225
SET STORAGE KEY EXTENDED SET SYSTEM MASK SIGNAL PROCESSOR STORE CLOCK COMPARATOR STORE CONTROL (32)	SSKE SSM SIGP STCKC STCTL		С		P P P	A¹ A A	SP SP SP	S0		¢ \$			ST ST		B2 B2 B2	AE B207
STORE CONTROL (64) STORE CPU ADDRESS STORE CPU ID STORE CPU TIMER STORE FACILITY LIST	STCTG STAP STIDP STPT STFL	S		N N3			SP SP SP SP						ST ST ST ST		B2 B2	EB25 B212 B202 B209 B2B1
STORE PREFIX STORE REAL ADDRESS STORE SYSTEM INFORMATION STORE THEN AND SYSTEM MASK STORE THEN OR SYSTEM MASK	STPX STRAG STSI STNSM STOSM	S SI	С	N	P P	A A¹ A A	SP SP SP				GM		ST ST	B1 B1 B1	ВР	B211 E502 B27D AC AD
STORE USING REAL ADDRESS (32) STORE USING REAL ADDRESS (64) TEST ACCESS TEST BLOCK TEST PROTECTION	STURA STURG TAR TB TPROT	RRE RRE RRE	С	N	P P		SP SP	II		\$	G0		SU SU	U1 B1		B246 B925 B24C B22C E501
TRACE (32) TRACE (64) TRAP TRAP	TRACE TRACG TRAP2 TRAP4	RSE E		N		A A A	SP SP	S0 S0		¢		ВВ	ST ST			99 EB0F 01FF B2FF

Figure 10-1 (Part 2 of 4). Summary of Control Instructions

```
Explanation:
     Causes serialization and checkpoint synchronization.
     Causes serialization and checkpoint synchronization when the state entry to be unstacked
     is a program-call state entry.
$
     Causes serialization.
Α
     Access exceptions for logical addresses.
Αı
     Access exceptions; not all access exceptions may occur; see instruction description for
     details.
В
     PER branch event.
Вı
     B1 field designates an access register in the access-register mode.
     B2 field designates an access register in the access-register mode.
     B2 field designates an access register when PSW bits 16 and 17 have the value 01 binary.
C
     Condition code is set.
DM
     Depending on the model, DIAGNOSE may generate various program exceptions and may change
     the condition code.
ES
     Expanded-storage facility.
FC
     Designation of access registers depends on the function code of the instruction.
G0
     Instruction execution includes the implied use of general register 0.
     Instruction execution includes the implied use of general register 2.
G2
GM
     Instruction execution includes the implied use of multiple general
     registers:
          General registers 0 and 1 for MOVE WITH DESTINATION KEY, MOVE WITH SOURCE KEY, and
              STORE SYSTEM INFORMATION.
          General registers 3, 4, and 14 for PROGRAM CALL.
ΙΙ
     Interruptible instruction.
     New condition code is loaded.
     Designation of access registers in the access-register mode is model-dependent.
MD
     Instruction is new in z/Architecture as compared to ESA/390.
N3
     Instruction is new in z/Architecture and has been added to ESA/390.
     Privileged-operation exception.
     Privileged-operation exception for semiprivileged instructions.
Q
Rı
     R1 field designates an access register in the access-register mode.
     R<sub>2</sub> field designates an access register in the access-register mode.
R2
RRE RRE instruction format.
     RS instruction format.
RS
RSE RSE instruction format.
     RX instruction format.
RX
     S instruction format.
     Special-operation, stack-empty, stack-specification, and stack-type exceptions.
SE
SF
     Special-operation, stack-full, and stack-specification exceptions.
SI
     SI instruction format.
S0
     Special-operation exception.
SP
     Specification exception.
SS
     SS instruction format.
SSE SSE instruction format.
ST
     PER storage-alteration event.
SU
     PER store-using-real-address event.
SW
     Special-operation exception and space-switch event.
     Trace exceptions (which include trace table, addressing, and low-address protection).
```

Figure 10-1 (Part 3 of 4). Summary of Control Instructions

Ι

Explanation (Continued):

- R1 field designates an access register unconditionally.
- U2 R2 field designates an access register unconditionally.
- WE Space-switch event.
- 71 Additional exceptions and events for PROGRAM CALL (which include ASX-translation, EX-translation, LX-translation, PC-translation-specification, special-operation, stack-full, and stack-specification exceptions and space-switch event).
- Ζ² Additional exceptions and events for PROGRAM TRANSFER (which include AFX-translation, ASX-translation, primary-authority, and special-operation exceptions and space-switch event).
- Zβ Additional exceptions for SET SECONDARY ASN (which include AFX translation, ASX translation, secondary authority, and special operation).
- Ζ4 Additional exceptions and events for PROGRAM RETURN (which include AFX-translation, ASX-translation, secondary-authority, special-operation, stack-empty, stack-operation, stack-specification, and stack-type exceptions and space-switch event).
- 75 Additional exceptions for BRANCH AND STACK (which include special operation, stack full, and stack specification).

Figure 10-1 (Part 4 of 4). Summary of Control Instructions

BRANCH AND SET AUTHORITY

If the dispatchable unit is in the base-authority state and the 24-bit or 31-bit addressing mode: bits 32 and 97-127 of the current PSW, the basicaddressing-mode bit and bits 33-63 of the updated instruction address, are saved in the dispatchableunit control table (DUCT); the PSW-key mask (PKM), PSW key, and problem-state bit also are saved in the DUCT; the PKM and PSW key are replaced using the contents of general register R1; the problem-state bit is set to one; bits 32 and 97-127 of the PSW are replaced using the contents of general register R2; and the dispatchable unit is placed in the reduced-authority state. In the 64-bit addressing mode, the action is the same except that bits 64-127 of the current PSW are saved in the DUCT and replaced from general register R2, and bit 32 of the PSW is neither saved nor replaced.


If the dispatchable unit is in the reduced-authority state and the 24-bit or 31-bit addressing mode: bits 32 and 97-127 of the current PSW are saved


in general register R1 if R1 is not zero; bits 32 and 97-127 of the PSW and the PKM, PSW key, and problem-state bit are replaced by values saved in the DUCT; and the dispatchable unit is placed in the base-authority state. In the 64-bit addressing mode, the action is the same except that bits 64-127 of the current PSW are saved in general register R₁ if R₁ is not zero, those bits in the PSW are replaced from the DUCT, and bit 32 of the PSW is neither saved nor replaced.

Words 5, 8, and 9 of the DUCT are used by this instruction. The contents of those words are as follows:



In the 24-Bit or 31-Bit Addressing Mode





The fields in words 5, 8, and 9 of the DUCT are allocated as follows:

PSW-Key Mask: Bit positions 0-15 of word 5 contain the PSW-key mask (PKM), bits 32-47 of control register 3, saved by BRANCH AND SET AUTHORITY executed in the base-authority state. The PKM is restored to control register 3 by BRANCH AND SET AUTHORITY executed in the reduced-authority state.

PSW Key: Bit positions 24-27 of word 5 contain the PSW key, bits 8-11 of the PSW, saved by BRANCH AND SET AUTHORITY executed in the base-authority state. The PSW key is restored to the PSW by BRANCH AND SET AUTHORITY executed in the reduced-authority state.

Reduced Authority (RA): Bit 28 of word 5 indicates, when zero, that the dispatchable unit associated with the DUCT is in the base-authority state or, when one, that the dispatchable unit is in the reduced-authority state. Bit 28 is set to one by BRANCH AND SET AUTHORITY executed in the base-authority state, and it is set to zero by BRANCH AND SET AUTHORITY executed in the reduced-authority state.

Problem State (P): Bit position 31 of word 5 contains the problem-state bit, bit 15 of the PSW, saved by BRANCH AND SET AUTHORITY executed in the base-authority state. The problem-state bit is restored to the PSW by BRANCH AND SET AUTHORITY executed in the reduced-authority state.

Basic Addressing Mode (BA): In the 24-bit or 31-bit addressing mode, bit position 0 of word 9 contains the basic-addressing-mode bit, bit 32 of the PSW, saved by BRANCH AND SET AUTHORITY executed in the base-authority state.

The basic-addressing-mode bit is restored to the PSW from the DUCT by BRANCH AND SET AUTHORITY executed in the reduced-authority state.

Return Address: In the 24-bit or 31-bit addressing mode, bit positions 1-31 of word 9 contain bits 33-63 of the updated instruction address, bits 97-127 of the PSW, saved by BRANCH AND SET AUTHORITY executed in the base-authority state. Bits 1-31 of word 9 of the DUCT are restored to bit positions 97-127 of the PSW by BRANCH AND SET AUTHORITY executed in the reduced-authority state. In the 64-bit addressing mode, words 8 and 9 contain the updated instruction address saved by BRANCH AND SET AUTHORITY executed in the baseauthority state. The contents of words 8 and 9 are restored to bit positions 64-127 of the PSW by BRANCH AND SET AUTHORITY executed in the reduced-authority state.

In the 24-bit or 31-bit addressing mode, all zeros are stored in word 8 when saving occurs in the base-authority state. In any addressing mode, all zeros are stored in bit positions 16-23, 29, and 30 of word 5 when saving occurs in the base-authority state.


All other fields in words 5, 8, and 9 remain unchanged when bit 28 of word 5 is set to zero in the reduced-authority state.

The fetch, store, and update references to the DUCT are single-access references and appear to be word concurrent as observed by other CPUs. The words of the DUCT are accessed in no particular order.

Base-Authority Operation

When BRANCH AND SET AUTHORITY is executed in the base-authority state, as indicated by the reduced-authority bit (RA) in the DUCT being zero, R₂ must be nonzero; otherwise, a special-operation exception is recognized. R₁ may be zero or nonzero.

The contents of bit positions 32-63 of general register R₁ and of general register R₂ when the execution of the instruction begins in the base-authority state are as follows:




In the 24-Bit or 31-Bit Addressing Mode





In the 64-Bit Addressing Mode

32



In any addressing mode, the contents of bit positions 0-31 of general register R_1 are ignored. In the 24-bit or 31-bit addressing mode, the contents of bit positions 0-31 of general register R_2 are ignored.

63

In the 24-bit or 31-bit addressing mode, PSW bits 32 and 97-127 are saved in word 9 of the DUCT, and zeros are stored in word 8. In the 64-bit addressing mode, PSW bits 64-127 are saved in words 8 and 9 of the DUCT. In any addressing mode, the PKM, the PSW key, and the problem-state bit are saved in word 5 of the DUCT, the RA bit in word 5 is set to one, and bits 16-23, 29, and 30 of word 5 are set to zeros.

Bits 56-59 of general register R₁ are placed in bit positions 8-11 of the PSW as the new PSW key. In the problem state, the new PSW key must be authorized by the PKM; otherwise, if the new PSW key is not authorized, a privileged-operation exception is recognized.

After the new PSW key has been placed in the PSW, bits 32-47 of general register R₁ are ANDed with the PKM in control register 3, and the result replaces the PKM in control register 3.

The problem-state bit in the PSW is set to one.

In the 24-bit or 31-bit addressing mode, bit 32 of general register R_2 is placed in bit position 32 of the PSW as the new basic-addressing-mode bit. A branch address is generated from bits 33-63 of general register R_2 under the control of the new basic addressing mode, and the result is placed in bit positions 64-127 of the PSW as the new instruction address.

In the 64-bit addressing mode, a branch address is generated from bits 0-63 of general register R_2 and is placed in bit positions 64-127 of the PSW as the new instruction address. Bit 32 of the PSW remains unchanged.

Bits 48-55 and 60-63 of general register R_1 may be used for future extensions and should be zeros; otherwise, the program may not operate compatibly in the future.

Reduced-Authority Operation

When BRANCH AND SET AUTHORITY is executed in the reduced-authority state, as indicated by the reduced-authority (RA) bit in the DUCT being one, R₂ must be zero; otherwise, a special-operation exception is recognized. R₁ may be zero or nonzero. The initial contents of general registers R₁ and R₂ are ignored.

If R_1 is nonzero in the 24-bit or 31-bit addressing mode, bits 32 and 97-127 of the current PSW, the basic-addressing-mode bit and bits 33-63 of the updated instruction address, are placed in bit positions 32 and 33-63, respectively, of general register R_1 , and bits 0-31 of the register remain unchanged. If R_1 is nonzero in the 64-bit addressing mode, bits 64-127 of the current PSW are placed in bit positions 0-63 of general register R_1 . If R_1 is zero, general register 0 remains unchanged.

In the 24-bit or 31-bit addressing mode, bit 0 of word 9 of the DUCT is placed in PSW bit position 32, and bits 1-31 of word 9, with 33 leftmost zeros appended, are placed in PSW bit positions 64-127.

In the 64-bit addressing mode, the contents of words 8 and 9 of the DUCT are placed in PSW bit positions 64-127, and bit 32 of the PSW remains unchanged.

In any addressing mode, the PKM, the PSW key, and the problem-state bit are restored from the DUCT, and the RA bit is set to zero, as previously described. There is no test for whether the restored PSW key is authorized by the restored PKM.

Special Conditions

R₂ must be nonzero in the base-authority state and zero in the reduced-authority state. If either of these rules is violated, a special-operation exception is recognized, and the operation is suppressed.

In the problem state, the execution of the instruction in the base-authority state is subject to control by the PSW-key mask in control register 3. When the bit in the PSW-key mask corresponding to the PSW-key value to be set is one, the instruction is executed successfully. When the selected bit in the PSW-key mask is zero, a privileged-operation exception is recognized. In the supervisor state, any value for the PSW key is valid.

Key-controlled protection does not apply to any access made during the operation. Low-address protection does apply.

In the 24-bit or 31-bit addressing mode, the contents of word 9 of the DUCT are not checked for validity before they are loaded into the PSW. However, after loading, a specification exception is recognized, and a program interruption occurs, when the newly loaded PSW contains a zero in bit position 32 and the contents of bit positions 97-103 are not all zeros. In this case, the operation is completed, and the resulting instruction-length code is 0. The specification exception, which in this case is listed as a program exception in this instruction, is described in "Early Exception Recognition" on page 6-9. It may be considered as occurring early in the process of preparing to execute the following instruction.

The operation is suppressed on all addressing and protection exceptions.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-2 on page 10-10.

Condition Code: The code remains unchanged.

Program Exceptions:

- Addressing (dispatchable-unit control table)
- Privileged operation (selected PSW-key-mask bit is zero in the problem state, base-authority operation only)
- Protection (low-address; dispatchable-unit control table)
- Special operation
- Specification
- Trace

Programming Notes:

- 1. BRANCH AND SET AUTHORITY can improve performance by replacing to-current-primary forms of PROGRAM TRANSFER (PT-cp) and basic (nonstacking) PROGRAM CALL (PC-cp) instructions. PT-cp and PC-cp are often used (within a single address space) to reduce the authority of the PSW-key mask (PKM) or change from supervisor state to problem state during a calling linkage made by PT-cp and then to restore the PKM authority or supervisor state during a return linkage made by PC-cp. Also, the PSW-key-setting operations of BRANCH AND SET AUTHORITY can be substituted for SET PSW KEY FROM ADDRESS instructions, and, since BRANCH AND SET AUTHORITY combines branching with PSW-key setting, it can be used to change the PSW key when branching from or to a fetch-protected program.
- 2. Only one base-authority state and one reduced-authority state are available to a dispatchable unit. Nested use of BRANCH AND SET AUTHORITY, that is, use within different subroutine levels, is not possible. The requirement that R2 must be nonzero in the base-authority state and zero in the reducedauthority state provides detection of an attempt to use BRANCH AND **SET** AUTHORITY in the base-authority state when the dispatchable unit is already in the reduced-authority state because of a previous use of the instruction in the base-authority state.
- 3. BRANCH AND SET AUTHORITY in the base authority-state does not save an indication in the DUCT of whether the current addressing mode is the extended (64-bit) addressing mode or a basic (24-bit or 31-bit) addressing mode. The instruction, in either the baseauthority state or the reduced-authority state,

- 1.-6. Exceptions with the same priority as the priority of programinterruption conditions for the general case.
- 7. Access exceptions for second instruction halfword.
- 8.A Trace exceptions.
- 8.B Protection exception (low-address protection) for access to dispatchable-unit control table.
- 8.0.1 Addressing exception for access to dispatchable-unit control table.
- 8.0.2 Special-operation exception due to R₂ being zero in the baseauthority state or R₂ being nonzero in the reduced-authority state.
- 8.0.3 Privileged-operation exception due to selected PSW-key-mask bit being zero (base-authority operation only).
- 9. Specification exception due to bit 32 of the newly loaded PSW zero when bits 97-103 are not all zeros (reduced-authority operation only).

Figure 10-2. Priority of Execution: BRANCH AND SET AUTHORITY

does not cause a switch between the extended addressing mode and a basic addressing mode. In the reduced-authority state, the contents of words 8 and 9 of the DUCT are interpreted based only on the current addressing mode. If saving occurs in the 31-bit addressing mode and then restoring occurs in the 64-bit addressing mode, bit 0 of word 9 of the DUCT will be used as an address bit instead of as the basicaddressing-mode bit. If saving occurs in the 64-bit addressing mode and then restoring occurs in the 24-bit addressing mode, an early specification exception may be recognized, after the instruction execution is completed, because bits 97-103 of the PSW may be nonzero when bit 32 is zero.

4. The instruction may be referred to as BSA-ba or BSA-ra depending on whether it is executed in the base-authority state or the reduced-authority state, respectively.

BRANCH AND STACK

BAKR R1,R2 [RRE] 'B240' //////// Rı R2 0 16 24 28 31

A linkage-stack branch state entry is formed, and the current PSW, except with an unpredictable PER mask and with the addressing-mode bits and instruction address replaced from the first operand, is placed in the state entry. Subsequently, the updated instruction address in the current PSW is replaced from the second operand. Indications of the current addressingmode bits and the new instruction address are placed in the state entry, and the PSW-key mask, PASN, SASN, EAX, and contents of general registers 0-15 and access registers 0-15 also are placed in the state entry. The action associated with an operand is not performed if the R field designating the operand is zero.

When the R₁ field is nonzero, the contents of general register R₁ specify an address referred to as the return address.

When R₁ is nonzero and bit 63 of general register R₁ is zero, the return address is generated from the contents of the register under the control of the basic addressing mode specified by bit 32 of the register: 24-bit mode if bit 32 is zero, or 31-bit mode if bit 32 is one. Bit 32 of the register and the return address are substituted for the basic-addressing-mode bit, bit 32, and the updated instruction address, respectively, in the current PSW when the contents of that PSW are placed in the state entry. The extended-addressing-mode bit, bit 31, is set to zero in the PSW that is placed in the state entry. The contents of the current PSW are not changed.

When R₁ is nonzero and bit 63 of general register R₁ is one, the return address is generated from the contents of the register under the control of the 64-bit addressing mode. Bits 0-62 of the return address, with a zero appended on the right, are substituted for the updated instruction address in the current PSW when the contents of that PSW are placed in the state entry. Bits 31 and 32 are set to one in the PSW that is placed in the state entry. The contents of the current PSW are not changed.

When the R₁ field is zero, the current PSW is placed in the state entry without any change except for an unpredictable PER mask.

Subsequently, when the R_2 field is nonzero, the instruction address in the current PSW is replaced by the branch address. The branch address is generated from the contents of general register R_2 under the control of the current addressing mode. When the R_2 field is zero, the operation is performed without branching.

The branch state entry is formed and information is placed in it as described in "Stacking Process" on page 5-72.

In the 24-bit or 31-bit addressing mode, bits 33-63 of the branch address (or of the updated instruction address if the operation is performed without

branching) are placed in bit positions 33-63 of bytes 144-151 in the state entry, bit 32 of the current PSW is placed in bit position 32 of those bytes, and zeros are placed in bit positions 0-31 of the bytes.

In the 64-bit addressing mode, bits 0-62 of the branch address (or of the updated instruction address if the operation is performed without branching) are placed in bit positions 0-62 of bytes 144-151 in the state entry, and a one is placed in bit position 63 of those bytes.

The entry-type code in the state entry is 0001100 binary.

Key-controlled protection does not apply to accesses to the linkage stack, but low-address and page protection do apply.

Special Conditions

The CPU must be in the primary-space mode or access-register mode; otherwise, a special-operation exception is recognized.

A stack-full or stack-specification exception may be recognized during the stacking process.

The operation is suppressed on all addressing and protection exceptions.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-3 on page 10-12.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch or store, except for keycontrolled protection, linkage-stack entry)
- Special operation
- · Stack full
- · Stack specification
- Trace

- Exceptions with the same priority as the priority of programinterruption conditions for the general case.
- 7.A Access exceptions for second instruction halfword.
- 7.B Special-operation exception due to DAT being off or the CPU being in secondary-space mode or home-space mode.
- Trace exceptions (only if R2 is nonzero). 8.A
- 8.B.1 Access exceptions (fetch) for entry descriptor of the current linkage-stack entry.
 - Note: Exceptions 8.B.2-8.B.7 can occur only if there is not enough remaining free space in the current linkage-stack section.
- 8.B.2 Stack-specification exception due to remaining-free-space value in current linkage-stack entry not being a multiple of
- 8.B.3 Access exceptions (fetch) for second word of the trailer entry of the current section. The entry is presumed to be a trailer entry; its entry-type field is not examined.
- 8.B.4 Stack-full exception due to forward-section validity bit in the trailer entry being zero.
- 8.B.5 Access exceptions (fetch) for entry descriptor of the header entry of the next section. This entry is presumed to be a header entry; its entry-type field is not examined.
- 8.B.6 Stack-specification exception due to not enough remaining free space in the next section.
- 8.B.7 Access exceptions (store) for second word of the header entry of the next section. If there is no exception, the header is now called the current entry.
- 8.B.8 Access exceptions (store) for entry descriptor of the current entry and for the new state entry.

Figure 10-3. Priority of Execution: BRANCH AND STACK

Programming Notes:

- 1. Examples of the use of the BRANCH AND STACK instruction are given in Appendix A, "Number Representation and Instruction-Use Examples."
- 2. In no case does BRANCH AND STACK change the current addressing mode.
- 3. The effect when the R₁ field is zero is that the return address, which would otherwise be specified by the R1 general register, is the address of the next sequential instruction. In this case, BRANCH AND STACK provides a program-linkage function that is comparable to the function of BRANCH AND SAVE.
- 4. BRANCH AND STACK with a nonzero R1 field is intended for use at or near the entry point of a called program. The program may be called by means of BRANCH AND LINK (BALR) or BRANCH AND SAVE (BAS or BASR) from a program being executed in the 24-bit or 31-bit addressing mode, by means of BRANCH AND SAVE AND SET MODE from a program being executed in any addressing mode, or by means of a BRANCH AND SET MODE instruction located in a "glue module" and being executed in any addressing mode. In all of these cases when the nonzero R1 field of the calling instruction is the same as the R1 field of BRANCH AND STACK, and

even when the addressing mode was changed during the calling linkage, BRANCH AND STACK correctly saves the addressing mode and return address of the calling program so that the subsequent execution of PROGRAM RETURN will return correctly to the calling program.

BRANCH IN SUBSPACE GROUP

BSG R₁,R₂ [RRE]

'B258' ////// R₁ R₂

0 16 24 28 31

Provided that the current primary address space is in the subspace group, if any, associated with the current dispatchable unit, the access-list-entry token (ALET) in access register R2 is translated by means of a special form of access-register translation (ART) to locate а destination ASN-second-table entry (DASTE). If the DASTE specifies the base space of the subspace group. the primary ASCE (PASCE) in control register 1 is replaced by the ASCE in the DASTE. DASTE specifies a subspace of the group, bits 0-55 and 58-63 of the PASCE are replaced by the same bits of the ASCE in the DASTE. In either case, the the following actions also occur.

In the 24-bit or 31-bit addressing mode, bits 32 and 97-127 of the current PSW, the basic-addressing-mode bit and bits 33-63 of the updated instruction address, are saved in bit positions 32 and 33-63, respectively, of general register R_1 , and bits 0-31 of the register remain unchanged. Subsequently, the basic-addressing-mode bit and bits 33-63 of the instruction address in the current PSW are replaced from bit positions 32-63 of general register R_2 , and bits 0-31 of the register are ignored.

In the 64-bit addressing mode, bits 64-127 of the current PSW, the updated instruction address, are saved in bit positions 0-63 of general register R_1 . Subsequently, the instruction address in the current PSW is replaced from bit positions 0-63 of general register R_2 . Bit 32 of the PSW remains unchanged.

In any addressing mode, the secondary ASCE (SASCE) in control register 7 is set equal to the

new PASCE in control register 1. Also, the secondary ASN (SASN), bits 48-63 of control register 3, is set equal to the primary ASN (PASN), bits 48-63 of control register 4. General register 0 remains unchanged if the R₁ field is zero.

The current primary address space is in the subspace group for the dispatchable unit if the current primary-ASTE origin (PASTEO), bits 33-57 of control register 5, designates the ASTE for the base space of the group. The PASTEO designates the base-space ASTE if the PASTEO is equal to the base-ASTE origin (BASTEO), bits 1-25 of word 0 of the dispatchable-unit control table (DUCT). For determining whether the PASTEO equals the BASTEO, either the PASTEO may be compared to the BASTEO or the entire contents of bit positions 32-63 of control register 5 may be compared to the entire contents of word 0 of the DUCT.

Ordinary ART is described in "Access-Register-Translation Process" on page 5-48. The special ART performed by this instruction is contrasted to ordinary ART as follows:

- The special ART is performed regardless of whether the CPU is in the access-register mode
- If the ALET being translated is 00000000 hex, called ALET 0, the DASTE is the ASTE for the base space. Bit 0 of the DASTE is ignored.
- 3. If the ALET is 00000001 hex, called ALET 1, the DASTE is the ASTE for the last subspace entered by the dispatchable unit by means of BRANCH IN SUBSPACE GROUP. That ASTE is designated by the subspace-ASTE origin (SSASTEO), bits 1-25 of word 1 of the A special-operation exception is DUCT. recognized if a subspace has not previously been entered, as indicated by that the SSASTEO is all zeros. An ASTE-validity exception is recognized if bit 0 of the DASTE is one. An ASTE-sequence exception is recognized if the ASTE sequence number (ASTESN) in the DASTE does not equal the subspace ASTESN (SSASTESN) in word 3 of the DUCT. The DASTE located because of ALET 1 is considered to specify a subspace even if, due to an error, the DASTE is the ASTE for the base space. That is, there is no comparison of the SSASTEO to the BASTEO.

- 4. If the ALET is other than ALET 0 and ALET 1, an ASTE is located by obtaining its origin from an access-list entry (ALE) in a way similar to ordinary ART, and the DASTE is that located ASTE. In this case, as in ordinary ART:
 - An ALET-specification exception is recognized if bits 0-6 of the ALET are not zeros.
 - An ALEN-translation exception is recognized if the ALE is outside the effective access list or bit 0 of the ALE is one.
 - · An ASTE-validity exception is recognized if bit 0 of the DASTE is one.
 - An ASTE-sequence exception is recognized if the ASTE sequence number (ASTESN) in the DASTE does not equal the ASTESN in the ALE.

The operation differs from ordinary ART in that the ALE sequence number (ALESN) in the ALE is not compared to the ALESN in the ALET, and the private bit in the ALE is treated as zero. Thus, ALE-sequence and extendedauthority exceptions cannot occur.

The fetch-only bit in the ALE is ignored.

When the ALET is other than ALET 0 and ALET 1, the special ART may be performed by using the ART-lookaside buffer (ALB).

The DASTE located due to an ALET other than ALET 0 and ALET 1 may be the ASTE for the base space of the subspace group associated with the dispatchable unit. The DASTE is the basespace ASTE if the DASTE origin (DASTEO) obtained from an ALE by ART equals the BASTEO in the DUCT. For determining whether the DASTEO equals the BASTEO, either the DASTEO may be compared to the BASTEO, or the DASTEO with one leftmost and six rightmost zeros appended may be compared to the entire contents of word 0 of the DUCT. If the DASTE is not the base-space ASTE, the DASTE is treated as the ASTE for a subspace of the dispatchable unit's subspace group provided that (1) the subspace-group bit, bit 54, in the ASCE in the DASTE is one, and (2) the DASTE does not specify the base space of another subspace group. The DASTE specifies the base space of another subspace group if the base-space bit, bit 31 of word 0 of the DASTE, is one. A specialoperation exception is recognized if either of those two provisions is not met.

If the DASTE specifies the base space of the subspace group, the PASCE in control register 1 is replaced by the ASCE in the DASTE. If the DASTE specifies a subspace, bits 0-55 and 58-63 of the PASCE are replaced by the same bits of the ASCE in the DASTE, and bits 56 and 57 of the PASCE, the storage-alteration-event bit and space-switch-event-control bit, remain unchanged.

If R₁ is nonzero in the 24-bit or 31-bit addressing mode, bits 32 and 97-127 of the current PSW, the basic-addressing-mode bit and bits 33-63 of the updated instruction address, are placed in bit positions 32 and 33-63, respectively, of general register R₁, and bits 0-31 of the register remain If R₁ is nonzero in the 64-bit unchanged. addressing mode, bits 64-127 of the current PSW. the updated instruction address, are placed in bit positions 0-63 of general register R1. If R1 is zero, general register 0 remains unchanged.

Whether R2 is nonzero or zero, in the 24-bit or 31-bit addressing mode, bits 32-63 of general register R₂ specify the new basic addressing mode and designate the branch address. Bit 32 of the register specifies the new basic addressing mode and replaces bit 32 of the current PSW, and the branch address is generated from the contents of bit positions 33-63 of the register under the control of the new basic addressing mode.

When R2 is nonzero or zero in the 64-bit addressing mode, the contents of general register R₂ designate the branch address. The branch address is generated from the contents of the register under the control of the 64-bit addressing mode. Bit 32 of the PSW remains unchanged.

Regardless of the addressing mode, the new value for the PSW is computed before general register R₁ is changed.

The secondary ASCE (SASCE) in control register 7 is set equal to the new PASCE in control register 1. The secondary ASN (SASN), bits 48-63 of control register 3, is set equal to the primary ASN (PASN), bits 48-63 of control register 4.

If the DASTE specifies the base space, the subspace-active bit, bit 0 of word 1 of the DUCT, is set to zero, and bits 1-31 of word 1 remain unchanged. If the DASTE specifies a subspace by means of ALET 1, then (1) the subspace-active bit is set to one, (2) the SSASTEO in bit positions 1-25 of word 1 remains unchanged, and (3) bits 26-31 of word 1 either are set to zeros or remain unchanged. If the DASTE specifies a subspace by means of an ALET other than ALET 1, then (1) the subspace-active bit is set to one, (2) the DASTEO is stored in bit positions 1-25 of word 1 as the SSASTEO, (3) zeros are stored in bit positions 26-31 of word 1, and (4) the ASTESN in the DASTE is stored in word 3 of the DUCT as the SSASTESN.

The fetch, store, and update references to the DUCT are single-access references and appear to be word concurrent as observed by other CPUs. The words of the DUCT are accessed in no particular order.

The operation, since it changes a translation parameter in control register 1, causes all copies of prefetched instructions to be discarded, except when in the home-space mode.

Special Conditions

DAT must be on; otherwise, a special-operation exception is recognized. A special-operation exception is also recognized if the current primary address space is not in a subspace group associated with the current dispatchable unit, if the ALET in access register R₂ is ALET 1 but a subspace has not previously been entered by the dispatchable unit by means of BRANCH IN SUB-SPACE GROUP, or if the ALET used is other than

ALET 0 and ALET 1 and the destination ASTE does not specify the base space or a subspace of the subspace group.

The primary space-switch-event-control bit, bit 57 of control register 1 either before or after the operation, does not cause a space-switch-event program interruption to occur.

Key-controlled protection does not apply to any access made during the operation. Low-address protection does apply.

The operation is suppressed on all addressing and protection exceptions.

The priority of recognition of program exceptions for the instruction is shown in the figure "Priority of Execution: BRANCH IN SUBSPACE GROUP."

Condition Code: The code remains unchanged.

Program Exceptions:

- Addressing (dispatchable-unit control table, effective access-list designation, access-list entry, destination ASN-second-table entry)
- ALET specification
- ALEN translation
- ASTE sequence
- ASTE validity
- Protection (low-address; dispatchable-unit control table)
- Special operation
- Trace

1.-6. Exceptions with the same priority as the priority of programinterruption conditions for the general case. 7.A Access exceptions for second instruction halfword. 7.B Special-operation exception due to DAT being off. 8.A Trace exceptions. 8.B Protection exception (low-address protection) for access to dispatchable-unit control table. 8.C.1 Addressing exception for access to dispatchable-unit control table. 8.0.2 Special-operation exception due to current primary address space not being in a subspace group associated with the current dispatchable unit (primary-ASTE origin in control register 5 not equal to base-ASTE origin in dispatchable-unit control table). **Note:** Exception 8.C.3.A can occur only if the access-listentry token (ALET) in access register R2 is ALET 0. 8.C.3.A Addressing exception for access to base ASTE (ASTE designated by base-ASTE origin in dispatchable-unit control table). Note: Exceptions 8.C.3.B.1-8.C.3.B.4 can occur only if the access-list-entry token (ALET) in access register R2 is ALET 1. 8.C.3.B.1 Special-operation exception due to subspace-ASTE origin in dispatchable-unit control table being zero. 8.C.3.B.2 Addressing exception for access to subspace ASTE. 8.C.3.B.3 ASTE-validity exception due to bit 0 in subspace ASTE being 8.C.3.B.4 ASTE-sequence exception due to ASTE sequence number in subspace ASTE not being equal to subspace-ASTE sequence number in dispatchable-unit control table. Note: Exceptions 8.C.3.C.1-8.C.3.C.9 can occur only if the access-list-entry token (ALET) in access register R2 is other than ALET 0 and ALET 1. 8.C.3.C.1 ALET-specification exception due to bits 0-6 of ALET not being all zeros. 8.C.3.C.2 Addressing exception for access to effective access-list designation. 8.C.3.C.3 ALEN-translation exception due to access-list entry being outside the list.

Figure 10-4 (Part 1 of 2). Priority of Execution: BRANCH IN SUBSPACE GROUP

- 8.C.3.C.4 Addressing exception for access to access-list entry.
- 8.C.3.C.5 ALEN-translation exception due to I bit in access-list entry being one.
- 8.C.3.C.6 Addressing exception for access to destination ASTE.
- 8.C.3.C.7 ASTE-validity exception due to bit θ in destination ASTE being one.
- 8.C.3.C.8 ASTE-sequence exception due to ASTE sequence number (ASTESN) in access-list entry not being equal to ASTESN in destination ASTE.
- 8.C.3.C.9 Special-operation exception due to destination-ASTE origin not equal to base-ASTE origin in dispatchable-unit control table and (1) subspace-group bit, bit 54 in address-space-control element in destination ASTE being zero or (2) base-space bit bit 31, in destination ASTE being one.

Figure 10-4 (Part 2 of 2). Priority of Execution: BRANCH IN SUBSPACE GROUP

Programming Notes:

- 1. See the discussion of BRANCH IN SUB-SPACE GROUP in "Subroutine Linkage without the Linkage Stack" on page 5-10. It is intended that there be а separate ASN-second-table entry (ASTE) for each of the base space and each subspace of a subspace group. The ASTEs for the subspaces can be "pseudo" ASTEs as described in the programming "Address-Space note in Number" on page 3-17. A subspace can contain a subset of the storage in the base space by having the DAT tables for the subspace designate a subset of the pages that are designated by the DAT tables for the base space. A dispatchable unit has access to a subspace if an access-list entry designating the ASTE for the subspace is in the primaryspace or dispatchable-unit access list of the dispatchable unit.
- 2. BRANCH IN SUBSPACE GROUP can be used to give control from the base space to a subspace, from a subspace to another subspace, and from a subspace to the base space. The instruction can also be used to give control from the base space to the base space or from a subspace to the same subspace.
- Since BRANCH IN SUBSPACE GROUP sets the secondary address-space-control element (ASCE) in control register 7 equal to the new primary ASCE in control register 1 (along with

- setting the secondary ASN in control register 3 equal to the primary ASN in control register 4), the program in an address space given control by BRANCH IN SUBSPACE GROUP does not have access to the calling program's address space by means of that address space being the secondary address space.
- 4. When a dispatchable unit has used BRANCH IN SUBSPACE GROUP to enter a subspace and has not subsequently used BRANCH IN SUBSPACE GROUP to return to the base space, the dispatchable unit is said to be "subspace active." When PROGRAM CALL, PROGRAM TRANSFER, **PROGRAM** RETURN, SET SECONDARY ASN, or LOAD ADDRESS SPACE PARAMETERS places an ASCE in control register 1 as the primary ASCE or in control register 7 as the secondary ASCE, and if (1) the ASCE has the subspace-group bit on in it. (2) the dispatchable unit is subspace active, and (3) the ASCE was obtained from the ASN-second-table entry (ASTE) for the base space of the current dispatchable unit, then the instruction (any of the five named instructions) replaces bits 0-55 and 58-63 of the ASCE in the control register with the same bits of the ASCE in the ASTE for the subspace in which the dispatchable unit last had control. Further details about the effects of the subspace-group facility on the five named instructions are given in "Subspace-

Replacement Operations" on page 5-59 and in the definitions of the instructions.

- 5. The use of BRANCH IN SUBSPACE GROUP (BSG) along with PROGRAM CALL (PC) and either PROGRAM TRANSFER (PT) or PROGRAM RETURN (PR) can produce results that may be unexpected. Consider the following sequence of operations:
 - a. Start in the base space
 - b. BSG to a subspace
 - c. PC (the first PC) to an address space that is not in the subspace group.
 - d. PC (the second PC) to the base space. Since the dispatchable unit is subspace active, control is given to the subspace.
 - e. BSG back to the base space.
 - f. PT or PR (paired with the second PC) back to the address space that is not in the subspace group.
 - g. PT or PR (paired with the first PC) back to the subspace group. Since the dispatchable unit is no longer subspace active, control is given to the base space even though the first PC was issued in the subspace.
- 6. BRANCH IN SUBSPACE GROUP does not perform the serialization or checkpointsynchronization functions, but it does cause all copies of prefetched instructions to be discarded except when in the home-space mode.
- 7. When the R2 field designates access register 0, the access register is treated as containing ALET 0 regardless of the contents of the access register.

COMPARE AND SWAP AND PURGE

[RRE]

'B250' //////// Rı R2 0 16 24 28 31 The first and second operands are compared. If they are equal, the contents of bit positions 32-63 of general register R1 + 1 are stored at the second-operand location, and a purging operation is performed. If they are unequal, the second operand is loaded into the first-operand location. The result of the comparison is indicated in the condition code.

The first operand is the contents of bit positions 32-63 of general register R₁. The second operand is a word in storage. The location of the leftmost byte of the second operand is designated by the contents of general register R2.

The purging operation applies to ART-lookaside buffers (ALBs) and translation-lookaside buffers (TLBs) in all CPUs in the configuration. Either ALBs or TLBs, or both ALBs and TLBs, may be selected for purging. All entries are cleared from the selected buffers.

The purging operation is specified by means of bits 62 and 63 of general register R2. When bit 62 is one, entries are cleared from ALBs. When bit 63 is one, entries are cleared from TLBs. When bits 62 and 63 both are ones, entries are cleared from ALBs and TLBs. When bits 62 and 63 both are zeros, no entries are cleared.

The handling of the address in general register R2 is dependent on the addressing mode. In the 24-bit addressing mode, the contents of bit positions 40-61 of general register R2, with two zeros appended on the right, constitute the address, and the contents of bit positions 0-39 are ignored. In the 31-bit addressing mode, the contents of bit positions 33-61 of the register, with two zeros appended on the right, constitute the address, and the contents of bit positions 0-33 are ignored. In the 64-bit addressing mode, the contents of bit positions 0-61 of the register, with two zeros appended on the right, constitute the address.

The contents of the registers just described are shown in Figure 10-5 on page 10-19.

CSP

R1,R2




Figure 10-5. Register Contents for COMPARE AND SWAP AND PURGE

When an equal comparison occurs, the contents of bit positions 32-63 of general register $R_1 + 1$ are stored at the second-operand location. The fetch of the second operand for purposes of comparison and the store into the second-operand location appear to be a block-concurrent interlocked-update reference as observed by other CPUs.

When the result of the comparison is unequal, the second-operand is loaded into the first-operand location, bits 0-31 of general register R₁ remain unchanged, and the second-operand location remains unchanged. However, on some models, the second operand may be fetched and subsequently stored back unchanged at the second-operand location. This update appears to be a block-concurrent interlocked-update reference as observed by other CPUs.

A serialization function is performed before the operand is fetched and again after the operation is completed.

When an equal comparison occurs, this CPU clears entries from its ALB and TLB, as specified by bits 62 and 63 of general register R₂, and signals all CPUs in the configuration to clear the same specified entries from their ALBs and TLBs. The ALB entries that are cleared are all ALB access-list designations, access-list entries, ASN-second-table entries, and authority-table entries. The TLB entries that are cleared are all combined region-and-segment-table entries, page-table entries, and real-space entries.

The execution of COMPARE AND SWAP AND PURGE is not completed on the CPU which executes it until (1) all specified entries have been cleared from the ALB and TLB on this CPU and (2) all other CPUs in the configuration have completed any storage accesses, including the updating of the change and reference bits, by using the specified ALB and TLB entries.

Special Conditions

The R₁ field must designate an even register; otherwise, a specification exception is recognized.

Resulting Condition Code:

- O First and second operands equal, second operand replaced by bits 32-63 of general register R₁ + 1
- 1 First and second operands unequal, first operand replaced by second operand
- 2 -
- 3 --

Program Exceptions:

- Access (fetch and store, operand 2)
- Privileged operation
- Specification

Programming Note: COMPARE AND SWAP AND PURGE provides a broadcast form of the PURGE ALB and PURGE TLB instructions, thus making it possible to avoid uses of SIGNAL PROCESSOR.

DIAGNOSE



The CPU performs built-in diagnostic functions, or other model-dependent functions. The purpose of the diagnostic functions is to verify proper functioning of equipment and to locate faulty compo-Other model-dependent functions may include disabling of failing buffers, reconfiguration of CPUs, storage, and channel paths, and modification of control storage.

Bits 8-31 may be used as in the SI or RS formats, or in some other way, to specify the particular diagnostic function. The use depends on the model.

The execution of the instruction may affect the state of the CPU and the contents of a register or storage location, as well as the progress of an I/O operation. Some diagnostic functions may cause the test indicator to be turned on.

Resulting Condition Code: The code is unpredictable.

Program Exceptions:

- Privileged operation
- Depending on the model, other exceptions may be recognized.


Programming Notes:

- 1. Since the instruction is not intended for problem-state-program or control-program use, DIAGNOSE has no mnemonic.
- 2. DIAGNOSE, unlike other instructions, does not follow the rule that programming errors are distinguished from equipment errors. Improper use of DIAGNOSE may result in false machine-check indications or may cause actual machine malfunctions to be ignored. It may also alter other aspects of system operation, including instruction execution and channel-program operation, to an extent that the operation does not comply with that specified in this publication. As a result of the improper use of DIAGNOSE, the system may be left in such a condition that the power-on reset or initial-microprogram-loading (IML)

function must be performed. Since the function performed by DIAGNOSE may differ from model to model and between versions of a model, the program should avoid issuing DIAGNOSE unless the program recognizes both the model number and version code stored by STORE CPU ID.

EXTRACT AND SET EXTENDED **AUTHORITY**

ESEA Rı [RRE]



The extended authorization index (EAX), bits 32-47 of control register 8, is saved in bit positions 32-47 of the first operand, and then the EAX in control register 8 is replaced by the contents of bit positions 48-63 of the first operand. Bits 0-31 of the first operand are ignored and remain unchanged.


Condition Code: The code remains unchanged.

Program Exceptions:

Privileged operation

EXTRACT PRIMARY ASN

EPAR Rı [RRE]



The 16-bit PASN, bits 48-63 of control register 4, is placed in bit positions 48-63 of general register R1. Bits 32-47 of the general register are set to zeros, and bits 0-31 remain unchanged.

Special Conditions

The instruction must be executed with DAT on: otherwise, a special-operation exception is recognized.

In the problem state, the extraction-authority control, bit 36 of control register 0, must be one; otherwise, a privileged-operation exception is recognized. In the supervisor state, the extraction-authority-control bit is not examined.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-6.

Condition Code: The code remains unchanged.

Program Exceptions:

- Privileged operation (extraction-authority control is zero in the problem state)
- Special operation
- 1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.
- Access exceptions for second instruction halfword.
- 7.B Special-operation exception due to DAT being off.
- 8. Privileged-operation exception due to extraction-authority control, bit 36 of control register 0, being zero in problem state.

Figure 10-6. Priority of Execution: EXTRACT PRIMARY ASN

EXTRACT SECONDARY ASN

ESAR R₁ [RRE]

The 16-bit SASN, bits 48-63 of control register 3, is placed in bit positions 48-63 of general register R_1 . Bits 32-47 of the general register are set to zeros, and bits 0-31 remain unchanged.

Special Conditions

The instruction must be executed with DAT on; otherwise, a special-operation exception is recognized.

In the problem state, the extraction-authority control, bit 36 of control register 0, must be one; otherwise, a privileged-operation exception is

recognized. In the supervisor state, the extraction-authority-control bit is not examined.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-7.


Condition Code: The code remains unchanged.

Program Exceptions:

- Privileged operation (extraction-authority control is zero in the problem state)
- Special operation
- 1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.
- 7.A Access exceptions for second instruction halfword.
- 7.B Special-operation exception due to DAT being off.
- 8. Privileged-operation exception due to extraction-authority control, bit 36 of control register 0, being zero in problem state.

Figure 10-7. Priority of Execution: EXTRACT SEC-ONDARY ASN

EXTRACT STACKED REGISTERS



Contents of a set of general registers and a set of access registers that were saved in the last state entry in the linkage stack are restored to the registers. Each set of registers begins with register R₁ and ends with register R₂.

For EXTRACT STACKED REGISTERS (EREG), the contents of bit positions 32-63 of the general registers are restored, and the contents of bit posi-

tions 0-31 of the registers remain unchanged. For EXTRACT STACKED REGISTERS (EREGG), the contents of bit positions 0-63 of the general registers are restored. In either case, the contents of bit positions 0-31 of the access registers are restored.

For each of the general registers and the access registers, the registers are loaded in ascending order of their register numbers, starting with register R1 and continuing up to and including register R2, with register 0 following register 15. The bit positions of each register are loaded from the position in the state entry where the contents of the bit positions were saved when the state entry was created. The contents of the state entry remain unchanged.

The last state entry is located as described in "Unstacking Process" on page 5-75. The state entry remains in the linkage stack, and the linkage-stack-entry address in control register 15 remains unchanged.

Key-controlled protection does not apply to references to the linkage stack.

Special Conditions

The CPU must be in the primary-space mode, access-register mode, or home-space mode; otherwise, a special-operation exception is recognized.

A stack-empty, stack-specification, or stack-type exception may be recognized during the unstacking process.

The operation is suppressed on all addressing exceptions.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-8 on page 10-23.

Condition Code: The code remains unchanged.

Program Exceptions:

- · Access (fetch, except for protection, linkagestack entry)
- Special operation
- Stack empty
- · Stack specification
- · Stack type

- 1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.
- 7.A Access exceptions for second instruction halfword.
- 7.B Special-operation exception due to DAT being off or the CPU being in secondary-space mode.
- 8. Access exceptions (fetch) for entry descriptor of the current linkage-stack entry.
- 9. Stack-type exception due to current entry not being a state entry or header entry.


Note: Exceptions 10-14 can occur only if the current entry is a header entry.

- 10. Access exceptions (fetch) for second word of the header entry.
- 11. Stack-empty exception due to backward stack-entry validity bit in the header entry being zero.
- 12. Access exceptions (fetch) for entry descriptor of preceding entry, which is the entry designated by the backward stack-entry address in the current (header) entry.
- 13. Stack-specification exception due to preceding entry being a header entry.
- 14. Stack-type exception due to preceding entry not being a state entry.
- 15. Access exceptions (fetch) for the selected contents of the state entry.

Figure 10-8. Priority of Execution: EXTRACT STACKED REGISTERS

EXTRACT STACKED STATE

ESTA R1, R2 [RRE]



Sixty-four or 128 bits of status information in the last state entry in the linkage stack are placed in the pair of general registers designated by the R₁ field. The condition code is set to indicate whether the state entry is a branch state entry or a program-call state entry.

The R₁ field designates the even-numbered register of an even-odd pair of general registers.

Bits 56-63 of general register R₂ are an unsigned binary integer that is used as a code to select the

state-entry byte positions, or byte and bit positions, from which information is to be extracted, as follows:

Code (Bits 56-63 of Gen. Reg. R ₂)	State-Entry Byte Posi- tions, or Byte and Bit Positions, Selected
0	128-135
1	136-139, 140.0, and
	168-175.33-63 (see text)
2	144-151
3	152-159
4	136-143 and 168-175

For a code of 0, 2, or 3 in bit positions 56-63 of general register R_2 , the contents of the leftmost four bytes of the eight bytes of status information are placed in bit positions 32-63 of general register R_1 , and the contents of the rightmost four bytes of the status information are placed in bit positions 32-63 of general register R_1 + 1. The

contents of bit positions 0-31 of general registers R_1 and $R_1 + 1$ remain unchanged.


For a code of one in bit positions 56-63 of general register R2, the contents of bytes 136-139 of the state entry, which are bits 0-31 of the PSW in the state entry, are placed in bit positions 32-63 of general register R1; the contents of bit position 0 of byte 140 of the entry, which is bit 32 of that PSW, are placed in bit position 32 of general register R₁ + 1; and the contents of bit positions 33-63 of bytes 168-175 of the entry, which are bits 97-127 of the PSW, are placed in bit positions 33-63 of general register R₁ + 1. However, bit 44 of general register R1, which corresponds to bit 12 of the PSW in the state entry, is set to one, indicating the ESA/390 mode. Also, if bits 0-32 of bytes 168-175 of the state entry are not all zeros, bit 63 of general register R₁ + 1 is set to one; otherwise, bit 63 remains with the value loaded from bit position 63 of bytes 168-175 of the state The contents of bit positions 0-31 of general registers R₁ and R₁ + 1 remain unchanged.

For a code of 4 in bit positions 56-63 of general register R2, the contents of bytes 136-143 of the state entry, which are bits 0-63 of the PSW in the state entry, are placed in bit positions 0-63 of general register R1, and the contents of bytes 168-175 of the state entry, which are bits 64-127 of that PSW, are placed in bit positions 0-63 of general register R₁ + 1.


The format of byte positions 128-175 of the state entry is as follows:

	PKM	SASN	EAX	PASN	
1	128	130	132	134	135

In a Branch State Entry Made in 24-Bit or 31-Bit Mode




In a Branch State Entry Made in 64-Bit Mode





In a Program-Call State Entry Made when Resulting Mode is 24-Bit or 31-Bit


Called-Space Id.	0		PC	Number
144	148	3		151

In a Program-Call State Entry Made when Resulting Mode is 64-Bit









The contents of the state entry remain unchanged.

The last state entry is located as described in "Unstacking Process" on page 5-75. The state entry remains in the linkage stack, and the linkage-stack-entry address in control register 15 remains unchanged.

When the entry-type code in the entry descriptor of the state entry is 0001100 binary, indicating a branch state entry, the condition code is set to 0. When the entry-type code is 0001101 binary, indicating a program-call state entry, the condition code is set to 1.

Key-controlled protection does not apply to references to the linkage stack.

Bits 0-55 of general register R2 are ignored.

Special Conditions

A specification exception is recognized when R_1 is odd or the code in bit positions 56-63 of general register R_2 is greater than 4.

The CPU must be in the primary-space mode, access-register mode, or home-space mode; otherwise, a special-operation exception is recognized.

A stack-empty, stack-specification, or stack-type exception may be recognized during the unstacking process.

The operation is suppressed on all addressing exceptions.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-9 on page 10-26.

Resulting Condition Code:

- 0 Branch state entry
- 1 Program-call state entry
- 2 -
- 3 --

Program Exceptions:

- Access (fetch, except for protection, linkagestack entry)
- · Special operation
- Specification
- Stack empty
- · Stack specification
- · Stack type

Programming Note: The results for a code of one in bit positions 56-63 of general register R_2 are intended to provide compatibility with ESA/390. (It may be that only values of bits in bit positions 0-31 of the PSW are required.) Bit 63 of general register $R_1 + 1$ is set to one if the instruction address in the PSW in the state entry is larger than a 31-bit address.

- 1.-6. Exceptions with the same priority as the priority of programinterruption conditions for the general case.
- 7.A Access exceptions for second instruction halfword.
- 7.B Special-operation exception due to DAT being off or the CPU being in secondary-space mode.
- Specification exception due to R₁ being odd or bits 56-63 of 8.A general register R2 having a value greater than 4.
- 8.B.1 Access exceptions (fetch) for entry descriptor of the current linkage-stack entry.
- 8.B.2 Stack-type exception due to current entry not being a state entry or header entry.


Note: Exceptions 8.B.3-8.B.7 can occur only if the current entry is a header entry.

- 8.B.3 Access exceptions (fetch) for second word of the header entry.
- 8.B.4 Stack-empty exception due to backward stack-entry validity bit in the header entry being zero.
- 8.B.5 Access exceptions (fetch) for entry descriptor of preceding entry, which is the entry designated by the backward stack-entry address in the current (header) entry.
- 8.B.6 Stack-specification exception due to preceding entry being a header entry.
- 8.B.7 Stack-type exception due to preceding entry not being a state
- 8.B.8 Access exceptions (fetch) for the selected contents of the state entry.

Figure 10-9. Priority of Execution: EXTRACT STACKED STATE

INSERT ADDRESS SPACE CONTROL

[RRE] IAC Rı



The address-space-control bits, bits 16 and 17 of the current PSW, are placed in reversed order in bit positions 54 and 55 of general register R1; that is, bit 16 is placed in bit position 55, and bit 17 is placed in bit position 54. Bits 48-53 of the register are set to zeros, and bits 0-47 and 56-63 of the register remain unchanged. The address-spacecontrol bits are also used to set the condition code.

Special Conditions

The instruction must be executed with DAT on; otherwise, a special-operation exception is recognized.

In the problem state, the extraction-authority control, bit 36 of control register 0, must be one; otherwise, a privileged-operation exception is In the supervisor state, the extraction-authority-control bit is not examined.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-10 on page 10-27.

Resulting Condition Code:

- O PSW bits 16 and 17 zeros (indicating primaryspace mode)
- 1 PSW bit 16 one and bit 17 zero (indicating secondary-space mode)
- 2 PSW bit 16 zero and bit 17 one (indicating access-register mode)
- 3 PSW bits 16 and 17 ones (indicating homespace mode)

Program Exceptions:

- Privileged operation (extraction-authority control is zero in the problem state)
- Special operation
- 1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.
- 7.A Access exceptions for second instruction halfword.
- 7.B Special-operation exception due to DAT being off.
- 8. Privileged-operation exception due to extraction-authority control, bit 36 of control register 0, being zero in problem state.


Figure 10-10. Priority of Execution: INSERT ADDRESS SPACE CONTROL

Programming Notes:

- Bits 48-53 of general register R₁ are reserved for expansion for use with possible future facilities. The program should not depend on these bits being set to zeros.
- 2. INSERT ADDRESS SPACE CONTROL and SET ADDRESS SPACE CONTROL are defined to operate on the seventh byte of a general register so that the address-spacecontrol bits can be saved in the same general register as the PSW key, which is placed in the eight byte of general register 2 by INSERT PSW KEY.

INSERT PSW KEY

IPK [S]



The four-bit PSW-key, bits 8-11 of the current PSW, is inserted in bit positions 56-59 of general register 2, and bits 60-63 of that register are set to zeros. Bits 0-55 of general register 2 remain unchanged.

Special Conditions

In the problem state, the extraction-authority control, bit 36 of control register 0, must be one; otherwise, a privileged-operation exception is recognized. In the supervisor state, the extraction-authority-control bit is not examined.


Condition Code: The code remains unchanged.

Program Exceptions:

 Privileged operation (extraction-authority control is zero in the problem state)

INSERT STORAGE KEY EXTENDED

ISKE R1, R2 [RRE]



The storage key for the block that is addressed by the contents of general register R_2 is inserted in general register R_1 .

In the 24-bit addressing mode, bits 40-51 of general register R_2 designate a 4K-byte block in real storage, and bits 0-39 and 52-63 of the register are ignored. In the 31-bit addressing mode, bits 33-51 of general register R_2 designate a 4K-byte block in real storage, and bits 0-32 and 52-63 of the register are ignored. In the 64-bit addressing mode, bits 0-51 of general register R_2 designate a 4K-byte block in real storage, and bits 52-63 of the register are ignored.

The address designating the storage block, being a real address, is not subject to dynamic address translation. The reference to the storage key is not subject to a protection exception.


The seven-bit storage key is inserted in bit positions 56-62 of general register R1, and bit 63 is set to zero. The contents of bit positions 0-55 of the register remain unchanged.

Condition Code: The code remains unchanged.

Program Exceptions:

- · Addressing (address specified by general register R₂)
- Privileged operation

INSERT VIRTUAL STORAGE KEY




The storage key for the location designated by the virtual address in general register R2 is inserted in general register R1.

Selected bits of general register R2 are used as a virtual address. In the 24-bit addressing mode, the address is designated by bits 40-63 of the register, and bits 0-39 are ignored. In the 31-bit addressing mode, the address is designated by bits 33-63, and bits 0-32 is ignored. In the 64-bit addressing mode, the address is designated by bits 0-63 of the register.

The address is a virtual address and is subject to the address-space-control bits, bits 16 and 17 of the current PSW. The address is treated as a primary virtual address in the primary-space mode, as a secondary virtual address in the secondary-space mode, as an AR-specified virtual address in the access-register mode, or as a home virtual address in the home-space mode. The reference to the storage key is not subject to a protection exception.

Bits 0-4 of the storage key, which are the accesscontrol bits and the fetch-protection bit, are placed in bit positions 56-60 of general register R1, with bits 61-63 set to zeros. The contents of bit positions 0-55 of the register remain unchanged. The change and reference bits in the storage key are not inspected. The change bit is not affected by the operation. The reference bit, depending on the model, may or may not be set to one as a result of the operation.

The following diagram shows the storage key and the register positions just described.



Special Conditions

The instruction must be executed with DAT on; otherwise, a special-operation exception is recognized.

In the problem state, the extraction-authority control, bit 36 of control register 0, must be one; otherwise, a privileged-operation exception is In the supervisor state, the recognized. extraction-authority-control bit is not examined.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-11 on page 10-29.

Condition Code: The code remains unchanged.

Program Exceptions:

- · Access (except for protection, address specified by general register R2)
- Privileged operation (extraction-authority control is zero in the problem state)
- · Special operation

- 1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.
- 7.A Access exceptions for second instruction halfword.
- Special-operation exception due to DAT 7.B being off.
- 8. Privileged-operation exception due to extraction-authority control, bit 36 of control register 0, being zero.
- 9. Access exceptions (except for protection) for address specified by general register R2.

Figure 10-11. Priority of Execution: INSERT VIRTUAL STORAGE KEY

Programming Notes:

IPTE

- 1. Since all bytes in a 4K-byte block are associated with the same page and the same storage key, bits 52-63 of general register R2 essentially are ignored.
- 2. In the access-register mode, access register 0 designates the primary address space regardless of the contents of access register 0.


INVALIDATE PAGE TABLE **ENTRY**


[RRE] R1,R2 'B221' //////// R2 Rı 0 24 16 28 31

The designated page-table entry is invalidated, and the translation-lookaside buffers (TLBs) in all CPUs in the configuration are cleared of the associated entries.

The contents of general register R₁ have the format of a segment-table entry with only the page-table origin used. The contents of general register R2 have the format of a virtual address with only the page index used. The contents of fields that are not part of the page-table origin or page index are ignored.

The contents of the general registers just described are as follows:





The page-table origin and the page index designate a page-table entry, following the dynamicaddress-translation rules for page-table lookup. The page-table origin is treated as a 64-bit address, and the addition is performed by using the rules for 64-bit address arithmetic, regardless of the current addressing mode, which is specified by bits 31 and 32 of the current PSW. A carry out of bit position 0 as a result of the addition of the page index and page-table origin cannot occur. The address formed from these two components is a real or absolute address. The page-invalid bit of this page-table entry is set to one. During this procedure, the page-table entry is not inspected for availability of the page or for format errors. Additionally, the page-frame real address contained in the entry is not checked for an addressing exception.

I The entire page-table entry appears to be fetched concurrently from storage as observed by other Subsequently, the byte containing the page-invalid bit is stored. The fetch access to the page-table entry is subject to key-controlled protection, and the store access is subject to keycontrolled protection and low-address protection.

A serialization function is performed before the operation begins and again after the operation is completed. As is the case for all serialization operations, this serialization applies only to this CPU; other CPUs are not necessarily serialized.

If it is successful in setting the page-invalid bit to one, this CPU clears selected entries from its TLB and signals all CPUs in the configuration to clear selected entries from their TLBs. Each TLB is cleared of at least those entries that have been formed using all of the following:

- The page-table origin designated by the first operand
- The page index designated by the second operand

• The page-frame real address contained in the designated page-table entry

The execution of INVALIDATE PAGE TABLE ENTRY is not completed on the CPU which executes it until (1) all entries corresponding to the specified parameters have been cleared from the TLB on this CPU and (2) all other CPUs in the configuration have completed any storage accesses, including the updating of the change and reference bits, by using TLB entries corresponding to the specified parameters.

Special Conditions

The operation is suppressed on all addressing and protection exceptions.

Condition Code: The code remains unchanged.

Program Exceptions:


- Addressing (page-table entry)
- Privileged operation
- · Protection (fetch and store, page-table entry, key-controlled protection, and low-address protection)

Programming Notes:

- 1. The selective clearing of entries may be implemented in different ways, depending on the model, and, in general, more entries may be cleared than the minimum number required. Some models may clear all entries which contain the page-frame real address obtained from the page-table entry in storage. Others may clear all entries which contain the designated page index, and some implementations may clear precisely the minimum number of entries required. Therefore, in order for a program to operate on all models, the program should not take advantage of any properties obtained by a less selective clearing on a particular model.
- 2. The clearing of TLB entries may make use of the page-frame real address in the page-table entry. Therefore, if the page-table entry, when in the attached state, ever contained a pageframe real address that is different from the current value, copies of entries containing the previous values may remain in the TLB.
- 3. INVALIDATE PAGE TABLE ENTRY cannot be safely used to update a shared location in main storage if the possibility exists that

another CPU or a channel program may also be updating the location.


LOAD ADDRESS SPACE **PARAMETERS**



The contents of the doubleword at the firstoperand location contain values to be loaded into control registers 3 and 4, including a secondary ASN (SASN) and a primary ASN (PASN). Execution of the instruction consists in performing four major steps: PASN translation, SASN translation, SASN authorization, and control-register loading. Each of these steps may or may not be performed, depending on the outcome of certain tests and on the setting of bits 61-63 of the secondoperand address. These steps, when successful, obtain additional values, which are loaded into control registers 1, 5, and 7. When the steps are not successful, no control registers are changed, and the reason is indicated in the condition code.

The doubleword first operand contains a PSW-key mask (PKM), a secondary ASN (SASN), an authorization index (AX), and a primary ASN (PASN). The primary ASN is translated by means of the ASN-translation tables to obtain a primary-ASTE (PASTE) origin (PASTEO) and, from the PASTE, a primary ASCE (PASCE). An AX is optionally obtained from the PASTE. The secondary ASN is translated by means of the ASN-translation tables to obtain a secondary ASCE (SASCE), and, optionally, an authority check is made to ensure that the new AX is authorized to establish the new SASN.

The doubleword at the first-operand location has the following format:



The "d" stands for designated doubleword and is used to distinguish these fields from other fields with similar names which are referred to in the definition. The current contents of the corresponding fields in the control registers are referred to as PKM-old, SASN-old, etc. The updated contents of the control registers are referred to as PKM-new, SASN-new, etc.

The second-operand address is not used to address data; instead, the rightmost three bits are used to control portions of the operation. The remainder of the second-operand address is ignored. Bits 61-63 of the second-operand address are used as follows:

	Function Specified in Second-Operand Address							
Bit	When Bit Is Zero	When Bit Is One						
61	ASN translation performed only when new ASN and old ASN are different.	- ASN translation per- formed.*						
62	AX associated with PASN used.	AX from first oper- and used.						
63	SASN authorization performed.*	SASN authorization not performed.						
* SASN translation and SASN authorization are performed only when SASN-d is not equal to PASN-d. When SASN-d is equal to PASN-d, the SASCE is loaded from the PASCE, and no authorization is performed.								

The operation of LOAD ADDRESS SPACE PARAMETERS is depicted in Figure 10-15 on page 10-38.

PASN Translation

In the PASN-translation process, the PASN-d is translated by means of the ASN first table and the ASN second table. The ASCE field, and optionally the AX field, obtained from the ASTE are subsequently used to update the corresponding control registers. The PASTEO resulting from PASN translation is used to update control register 5.

When bit 61 of the second-operand address is one, PASN translation is always performed. When bit 61 is zero, PASN translation is performed only when PASN-d is not equal to PASN-old. When bit 61 is zero and PASN-d is equal to PASN-old, the PASCE-old and the

PASTEO-old are left unchanged in the control registers and become the PASCE-new and the PASTEO-new, respectively. In this case, if bit 62 is zero, then the AX-old is left unchanged in the control register and becomes the AX-new.

The PASN translation follows the normal rules for ASN translation, except that the invalid bits, bit 0 in the ASN-first-table entry and bit 0 in the ASTE, when ones, do not result in an ASN-translation exception, and the space-switch-event-control bit in the ASTE, when one, does not result in a space-switch event. When either of the invalid bits is one, condition code 1 is set. When the ASTE is valid and either the current primary space-switch-event-control bit in control register 1 is one or the space-switch-event-control bit in the ASTE is one, condition code 3 is set. When condition code 1 or 3 is set, the control registers remain unchanged.

The contents of the AX and ASCE fields in the ASTE which is accessed as a result of the PASN translation are referred to as AX-p and ASCE-p, respectively. The origin of the ASTE is referred to as PASTEO-p.

The description in this paragraph applies to use of the subspace-group facility. After ASCE-p has been obtained, if (1) the subspace-group-control bit, bit 54 in ASCE-p, is one, (2) the dispatchable unit is subspace active, and (3) PASTEO-p designates the ASTE for the base space of the dispatchable unit, then a copy of ASCE-p, called ASCE-rp, is made, 0-55 and 58-63 of ASCE-rp are replaced by the same bits of the ASCE in the ASTE for the subspace in which the dispatchable unit last had control. Further details are in "Subspace-Replacement Operations" page 5-59. If bit 0 in the subspace ASTE is one, or if the ASTE sequence number (ASTESN) in the subspace ASTE does not equal the subspace ASTESN in the dispatchable-unit control table, an exception is not recognized; instead, condition code 1 is set, and the control registers remain unchanged.

SASN Translation

In the SASN-translation process, the SASN-d is translated by means of the ASN first table and the ASN second table. The ASCE field obtained from the ASTE is subsequently used to update the secondary ASCE (SASCE) in control register 7. The

ATO and ATL fields obtained are used in the SASN authorization, if it occurs.

SASN translation is performed only when SASN-d is not equal to PASN-d. When SASN-d is equal to PASN-d, the SASCE-new is set to the same value as PASCE-new. When SASN-d is equal to SASN-old, bit 61 (force ASN translation) is zero, and bit 63 (skip SASN authorization) is one, SASN translation is not performed, and SASCE-old becomes SASCE-new.

The SASN translation follows the normal rules for ASN translation, except that the invalid bits, bit 0 in the ASN-first-table entry and bit 0 in the ASTE, when ones, do not result in an ASN-translation exception. When either of the invalid bits is one, condition code 2 is set, and the control registers remain unchanged.

The contents of the ASCE, ATO, and ATL fields in the ASTE which is accessed as a result of the SASN translation are referred to as ASCE-s, ATO-s, and ATL-s, respectively. The origin of the ASTE is referred to as SASTEO-s.

The description in this paragraph applies to use of the subspace-group facility. After ASCE-s has been obtained, if (1) the subspace-group-control bit, bit 54 in ASCE-s, is one, (2) the dispatchable unit is subspace active, and (3) SASTEO-s designates the ASTE for the base space of the dispatchable unit, then a copy of ASCE-s, called ASCE-rs, is made, 0-55 and 58-63 of ASCE-rs are replaced by the same bits of the ASCE in the ASTE for the subspace in which the dispatchable unit last had control. Further details are in "Subspace-Replacement Operations" on page 5-59. If bit 0 in the subspace ASTE is one, or if the ASTE sequence number (ASTESN) in the subspace ASTE does not equal the subspace ASTESN in the dispatchable-unit control table, an exception is not recognized; instead, condition code 2 is set, and the control registers remain unchanged.

SASN Authorization

SASN authorization is performed when bit 63 of the second-operand address is zero and SASN-d is not equal to PASN-d. When SASN-d is equal to PASN-d or when bit 63 of the second-operand address is one, SASN authorization is not performed.

SASN authorization is performed by using ATO-s, ATL-s, and the intended value for AX-new. When bit 62 of the second-operand address is zero and PASN translation was performed, the intended value for AX-new is AX-p. When bit 62 of that address is zero and PASN translation was not performed, the AX is not changed, and AX-new is the same as AX-old. When bit 62 of that address is one, the intended value for AX-new is AX-d. SASN authorization follows the rules for secondary authorization as described "ASN-Authorization Process" on page 3-24. If the SASN is not authorized (that is, the authority-table length is exceeded, or the selected bit is zero), condition code 2 is set, and none of the control registers is updated.

Control-Register Loading

When the PASN-translation, SASN-translation, and SASN-authorization functions and subspacereplacement operations, if called for in the instruction execution, are performed without encountering any exceptions or exception situations, the execution is completed by replacing the contents of control registers 1, 3, 4, 5, and 7 with the new values, and condition code 0 is set. The control registers are loaded as follows.

The PSW-key-mask and SASN fields in control register 3 are replaced by the PKM-d and SASN-d fields from the first-operand location.

The PASN, bits 48-63 of control register 4, is replaced by the PASN-d field from the firstoperand location.

The authorization index, bits 32-47 of control register 4, is replaced as follows:

- When bit 62 of the second-operand address is one, from AX-d.
- When bit 62 of the second-operand address is zero and PASN translation is performed, from AX-p.
- When bit 62 of the second-operand address is zero and PASN translation is not performed, the authorization index is not changed.

The primary address-space-control element (PASCE) in control register 1 and the primary-ASN-second-table-entry origin (PASTEO) in control register 5 are replaced as follows:

 When PASN translation is performed, the PASCE in control register 1 is replaced from the ASCE-p field, which is obtained during PASN translation, except that it is replaced by ASCE-rp if a subspace-replacement operation was performed on ASCE-p. Also, the PASTEO in control register 5 is replaced by the PASTEO-p.

The PASTEO-p is placed in bit positions 33-57 of control register 5, and zeros are placed in bit positions 32 and 58-63. Bits 0-31 of the register remain unchanged.

 When PASN translation is not performed, the contents of control registers 1 and 5 remain unchanged.

The secondary address-space-control element (SASCE) in control register 7 is replaced as follows:

- When SASN-d equals PASN-d, by the new contents of control register 1, the PASCE. The new contents may be PASCE-old, ASCE-p, or ASCE-rp.
- When SASN translation is performed, by the ASCE-s, or by ASCE-rs if a subspacereplacement operation was performed on ASCE-s.

When SASN-d does not equal PASN-d and SASN translation is not performed, the SASCE remains unchanged.

Other Condition-Code Settings

When PASN translation is called for and cannot be completed because bit 0 is one in either the ASN-first-table entry or the ASTE, or if it can be completed but a subspace-replacement-exception condition exists due to bit 0 or the ASTE sequence number in the subspace ASTE during a subspace-replacement operation on the ASCE-p, condition code 1 is set, and the control registers are not changed.

When PASN translation is called for and completed and any required subspace-replacement operation on the ASCE-p is also completed, and then either (1) the current primary space-switch-event-control bit, bit 57 of control register 1, is one or (2) the space-switch-event-control bit in the ASTE designated by PASTEO-p is one, condition

code 3 is set, and the control registers are not changed.

When SASN translation is called for and the translation cannot be completed because (1) bit 0 is one in either the ASN-first-table entry or the ASTE, (2) SASN authorization is called for and the SASN is not authorized, or (3) a subspace-replacement-exception condition exists due to bit 0 or the ASTE sequence number in the subspace ASTE during a subspace-replacement operation on the ASCE-s, condition code 2 is set, and the control registers are not changed.

Special Conditions

The instruction can be executed only when the ASN-translation control, bit 44 of control register 14, is one. If the ASN-translation-control bit is zero, a special-operation exception is recognized.

The first operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.

The operation is suppressed on all addressing and protection exceptions.

Figure 10-13 on page 10-35 and Figure 10-12 on page 10-34 summarize the functions of the instruction and the priority of recognition of exceptions and condition codes.

Resulting Condition Code:

- 0 Translation and authorization complete; parameters loaded
- Primary ASN or subspace not available; parameters not loaded
- 2 Secondary ASN not available or not authorized, or secondary subspace not available; parameters not loaded
- 3 Space-switch event specified; parameters not loaded

Program Exceptions:

- Access (fetch, operand 1)
- Addressing (ASN-first-table entry, ASNsecond-table entry, authority-table entry, dispatchable-unit control table)
- Privileged operation
- · Special operation
- Specification

- 1.-6. Exceptions with the same priority as the priority of programinterruption conditions for the general case.
- 7.A Access exceptions for second and third instruction halfwords.
- 7.B.1 Privileged-operation exception.
- 7.B.2 Special-operation exception due to the ASN-translation control, bit 34 of control register 14, being zero.
- 8. Specification exception.
- 9. Access exceptions for the first operand.
- 10. Execution of PASN translation (when performed).
- 10.1 Addressing exception for access to ASN-first-table entry.
- 10.2 Condition code 1 due to I bit (bit 0) in ASN-first-table entry being one.
- 10.3 Addressing exception for access to ASN-second-table entry.
- 10.4 Condition code 1 due to I bit (bit 0) in ASN-second-table entry being one.
- 10.5 Addressing exception for access to dispatchable-unit control table.
- 10.6 Addressing exception for access to subspace ASN-second-table entry.
- 10.7 Condition code 1 due to I bit (bit 0) in subspace ASN-second-table entry being one.
- 10.8 Condition code 1 due to subspace ASN-second-table-entry sequence number (SSASTESN) in dispatchable-unit control table not being equal to ASTESN in subspace ASN-second-table entry.
- 10.9 Condition code 3 due to either the old or new space-switch-eventcontrol bit being one.
- 11. Execution of SASN translation (when performed).
- 11.1 Addressing exception for access to ASN-first-table entry.
- 11.2 Condition code 2 due to I bit (bit 0) in ASN-first-table entry being one.
- 11.3 Addressing exception for access to ASN-second-table entry.
- 11.4 Condition code 2 due to I bit (bit 0) in ASN-second-table entry being one.

Figure 10-12 (Part 1 of 2). Priority of Execution: LOAD ADDRESS SPACE PARAMETERS

- 12.A Execution of secondary authorization (when performed).
- 12.A.1 Condition code 2 due to authority-table entry being outside table.
- 12.A.2 Addressing exception for access to authority-table entry.
- 12.A.3 Condition code 2 due to S bit in authority-table entry being zero.
- 12.B.1 Addressing exception for access to dispatchable-unit control table.
- 12.B.2 Addressing exception for access to subspace ASN-second-table entry.
- 12.B.3 Condition code 2 due to I bit (bit 0) in subspace ASN-second-table entry being one.
- 12.B.4 Condition code 2 due to subspace ASN-second-table-entry sequence number (SSASTESN) in dispatchable-unit control table not being equal to ASTESN in subspace ASN-second-table entry.

Figure 10-12 (Part 2 of 2). Priority of Execution: LOAD ADDRESS SPACE PARAMETERS

PASN-d Eguals		rand- ress	PASN Translation			Result I	Field		
PASN-old	61	62	Performed		AX-new	PASTEO-new	PKM-new	SASN-new	PASN-new
Yes Yes Yes Yes No	0 0 1 1	0 1 0 1 0	No No Yes Yes Yes	PASCE-old ASCE-p ² ASCE-p ² ASCE-p ²	AX-d AX-p AX-d AX-p	PASTEO-old PASTEO-old PASTEO-p PASTEO-p PASTEO-p	PKM-d PKM-d PKM-d PKM-d	SASN-d SASN-d SASN-d SASN-d SASN-d	PASN-d PASN-d PASN-d PASN-d PASN-d
No	-	1	Yes	ASCE-p ²	AX-d	PASTEO-p	PKM-d	SASN-d	PASN-d

Figure 10-13 (Part 1 of 2). Summary of Actions: LOAD ADDRESS SPACE PARAMETERS

SASN-d Eguals	SASN-d Eguals	Second-(Address	Operand- Bits¹	SASN	SASN Authorization	Posult Field
PASN-d	SASN-old	61	63	Performed	Performed ³	SASCE-new
Yes No No No No No	Yes Yes Yes No No	- 0 1 - -	- 1 1 0 1	No No Yes Yes Yes Yes	No No No Yes No Yes	PASCE-new SASCE-old ASCE-s ⁴ ASCE-s ⁴ ASCE-s ⁴ ASCE-s ⁴

Explanation:

- Action in this case is the same regardless of the outcome of this comparison or of the setting of this bit.
- ¹ Second-operand-address bits:
 - 61 Force ASN translation.
 - 62 Use AX from first operand.
 - 63 Skip secondary authority test.
- ² PASCE-new is ASCE-rp (a copy of ASCE-p except with bits 0-55 and 58-63 replaced from the ASCE in the subspace ASTE), if subspace replacement is performed.
- ³ SASN authorization is performed using ATO-s, ATL-s, and AX-new.
- 4 SASCE-new is ASCE-rs (a copy of ASCE-s except with bits 0-55 and 58-63 replaced from the ASCE in the subspace ASTE), if subspace replacement is performed.

Figure 10-13 (Part 2 of 2). Summary of Actions: LOAD ADDRESS SPACE PARAMETERS

Programming Notes:

1. Bits 61 and 63 in the second-operand address are intended primarily to provide improved performance for those cases where the associated action is unnecessary.

When bit 61 is set to zero, the action of the instruction is based on the assumption that the current values for PASCE-old, PASTEO-old, and AX-old are consistent with PASN-old and that SASCE-old is consistent with SASN-old. When this is not the case, bit 61 should be set to one.

63. eliminates the Rit when one. SASN-authorization test. The program may be able to determine in certain cases that the SASN is authorized, either because of prior

use or because the AX being loaded is authorized to access all address spaces.

- 2. The SASN-translation and SASN-authorization steps are not performed when SASN-d is equal to PASN-d. This is consistent with the action in SET SECONDARY ASN to current primary (SSAR-cp), which does not perform the translation or ASN authorization.
- 3. The storage-operand references for LOAD ADDRESS SPACE PARAMETERS may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)
- 4. See Figure 10-14 on page 10-37 for a listing of abbreviations used in this instruction description.

Control-	Abbrevia	tion for
Register Number.Bit	Previous Contents	Subsequent Contents
1.0-63 3.32-47 3.48-63 4.32-47 4.48-63 5.33-57 7.0-63	PASCE-old PKM-old SASN-old AX-old PASN-old PASTEO-old SASCE-old	PASCE-new PKM-new SASN-new AX-new PASN-new PASTEO-new SASCE-new

First-Operand Bit Positions	Abbreviation
0-15	PKM-d
16-31	SASN-d
32-47	AX-d
48-63	PASN-d

Field in ASN-		on Used for nen Accessed rt of
Second-Table	PASN	SASN
Entry	Translation	Translation
1-29	-	ATO-s
32-47	AX-p	-
48-59	-	ATL-s
64-127	ASCE-p ¹	ASCE-s ¹

Explanation:

- The field is not used in this case.
- ¹ ASCE-rp is formed from ASCE-p, and ASCE-rs is formed from ASCE-s, by a subspacereplacement operation.

Figure 10-14. Summary of Abbreviations for LOAD ADDRESS SPACE PARAMETERS





Figure 10-15. Execution of LOAD ADDRESS SPACE PARAMETERS

LOAD CONTROL



Bit positions of the set of control registers starting with control register R_1 and ending with control register R_3 are loaded from storage beginning at the location designated by the second-operand address and continuing through as many locations as needed.

For LOAD CONTROL (LCTL), bit positions 32-63 of the control registers are loaded from successive words beginning at the second-operand address, and bits 0-31 of the registers remain unchanged. For LOAD CONTROL (LCTLG), bit positions 0-63 of the control registers are loaded from successive doublewords beginning at the second-operand address. The control registers are loaded in ascending order of their register numbers, starting with control register R₁ and continuing up to and including control register R₃, with control register 0 following control register 15.

The information loaded into the control registers becomes active when instruction execution has ended.

Special Conditions

The second operand must be designated on a word boundary for LCTL or on a doubleword boundary for LCTLG; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2)
- Privileged operation


Specification

Programming Notes:

- To ensure that existing programs operate correctly if and when new facilities using additional control-register positions are defined, only zeros should be loaded in unassigned control-register positions.
- Loading of control registers on some models may require a significant amount of time. This is particularly true for changes in significant parameters.

For example, the TLB may be cleared of entries as a result of changing or enabling the program-event-recording parameters in control registers 9-11. Where possible, the program should avoid unnecessary loading of control registers. In loading control registers 9-11, most models attempt to optimize for the case when the bits of control register 9 are zeros.

LOAD PSW



The current PSW is replaced by a 16-byte PSW formed from the contents of the doubleword at the location designated by the second-operand address.

Bit 12 of the doubleword must be one; otherwise, a specification exception may be recognized, depending on the model.

Bits 0-32 of the doubleword, except with bit 12 inverted, are placed in bit positions 0-32 of the current PSW. Bits 33-63 of the doubleword are placed in bit positions 97-127 of the current PSW. Bits 33-96 of the current PSW are set to zeros.

A serialization and checkpoint-synchronization function is performed before or after the operand is fetched and again after the operation is completed.

Special Conditions

The operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized. A specification exception may be recognized if bit 12 of the operand is zero, depending on the model.

The PSW fields which are to be loaded by the instruction are not checked for validity before they are loaded, except for the optional checking of bit 12. However, immediately after loading, a specification exception is recognized, and a program interruption occurs, when any of the following is true for the newly loaded PSW:

- Any of bits 0, 2-4, 12, or 24-30 is a one.
- Bits 31 and 32 are both zero, and bits 97-103 are not all zeros.
- Bits 31 and 32 are one and zero, respectively.

In these cases, the operation is completed, and the resulting instruction-length code is 0.

The test for a specification exception after the PSW is loaded is described in "Early Exception Recognition" on page 6-9. It may be considered as occurring early in the process of preparing to execute the subsequent instruction.

The operation is suppressed on all addressing and protection exceptions.


Resulting Condition Code: The code is set as specified in the new PSW loaded.

Program Exceptions:

- Access (fetch, operand 2)
- · Privileged operation
- Specification

Programming Note: The second operand should have the format of an ESA/390 PSW. A specification exception will be recognized during or after the execution of LOAD PSW if bit 12 of the operand is zero.

LOAD PSW EXTENDED



The current PSW is replaced by the contents of the 16-byte second operand.

A serialization and checkpoint-synchronization function is performed before or after the operand is fetched and again after the operation is completed.

Special Conditions

The operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.

The value which is to be loaded by the instruction is not checked for validity before it is loaded. However, immediately after loading, a specification exception is recognized, and a program interruption occurs, when any of the following is true for the newly loaded PSW:

- Any of the unassigned bits (0, 2-4, 24-30, or 33-63) is a one.
- Bit 12 is a one.
- Bits 31 and 32 are zero and one, respectively, and bits 64-96 are not all zeros.
- Bits 31 and 32 are both zero, and bits 64-103 are not all zeros.
- Bits 31 and 32 are one and zero, respectively.

In these cases, the operation is completed, and the resulting instruction-length code is zero.

The test for a specification exception after the PSW is loaded is described in "Early Exception Recognition" on page 6-9. It may be considered as occurring early in the process of preparing to execute the subsequent instruction.


The operation is suppressed on all addressing and protection exceptions.

Resulting Condition Code: The code is set as specified in the new PSW loaded.

Program Exceptions:

- Access (fetch, operand 2)
- · Privileged operation
- Specification

LOAD REAL ADDRESS



For LOAD REAL ADDRESS (LRA) in the 24-bit or 31-bit addressing mode, if bits 0-32 of the 64-bit real address corresponding to the second-operand virtual address are all zeros, bits 32-63 of the real address are placed in bit positions 32-63 of general register R₁, and bits 0-31 of the register remain unchanged. If bits 0-32 of the real address are not all zeros, a special-operation exception is recognized.

For LRA in the 64-bit addressing mode, and for LOAD REAL ADDRESS (LRAG) in any addressing mode, the 64-bit real address corresponding to the second-operand virtual address is placed in general register R₁.

The virtual address specified by the X_2 , B_2 , and D_2 fields is translated by means of the dynamic-address-translation facility, regardless of whether DAT is on or off.

DAT is performed by using an address-space-control element that depends on the current value of the address-space-control bits, bits 16 and 17 of the PSW, as shown in the following table:

PSW Bits 16 and 17	Address-Space-Control Element Used by DAT
00	Contents of control register 1
10	Contents of control register 7
01	The address-space-control element obtained by applying the access-register-translation (ART) process to the access register designated by the B ₂ field
11	Contents of control register 13

ART and DAT may be performed with the use of the ART-lookaside buffer (ALB) and translationlookaside buffer (TLB), respectively.

The virtual-address computation is performed according to the current addressing mode, specified by bits 31 and 32 of the current PSW.

The addresses of the region-table entry or entries, if used, and of the segment-table entry and page-table entry are treated as 64-bit addresses regardless of the current addressing mode. It is unpredictable whether the addresses of these entries are treated as real or absolute addresses.

Condition code 0 is set when both ART, if applicable, and DAT can be completed and a special-operation exception is not recognized, that is, when an address-space-control element can be obtained, the entry in each DAT table lies within the table and has a zero I bit, and, for LRA in the 24-bit or 31-bit addressing mode, bits 0-32 of the resulting real address are zeros. The translated address is not inspected for boundary alignment or for addressing or protection exceptions.

When PSW bits 16 and 17 are 01 binary and an address-space-control element cannot be obtained because of a condition that would normally cause one of the exceptions shown in the following table, (1) the interruption code assigned to the exception is placed in bit positions 48-63 of general register R₁, bit 32 of this register is set to one, bits 33-47 are set to zeros, and bits 0-31 remain unchanged, and (2) the instruction is completed by setting condition code 3.

Exception	0	(in
Name	Cause	Hex)
ALET specification	Access-list-entry-token (ALET) bits 0-6 not all zeros	0028
ALEN trans- lation	Access-list entry (ALE) outside list or invalid (bit 0 is one)	0029
ALE sequence	ALE sequence number (ALESN) in ALET not equal to ALESN in ALE	002A
ASTE validity	ASN-second-table entry (ASTE) invalid (bit 0 is one)	002B
ASTE sequence	ASTE sequence number (ASTESN) in ALE not equal to ASTESN in ASTE	002C
Extended authority	ALE private bit not zero, ALE authorization index (ALEAX) not equal to extended authorization index (EAX), and sec- ondary bit selected by EAX either outside authority table or zero	002D

Code

When ART is completed normally, the operation is continued through the performance of DAT.

When the segment-table entry is outside the table and bits 0-32 of the real or absolute address of the entry are all zeros, condition code 3 is set, bits 32-63 of the entry address are placed in bit positions 32-63 of general register R₁, and bits 0-31 of the register remain unchanged. If bits 0-32 of the address are not all zeros, the result is as shown in the next table below.

For LRA in the 64-bit addressing mode or LRAG in any addressing mode, when the I bit in the segment-table entry is one, condition code 1 is set, and the 64-bit real or absolute address of the segment-table entry is placed in general register R₁. In this case except that LRA is in the 24-bit or 31-bit addressing mode, if bits 0-32 of the address of the segment-table entry are all zeros, the result is the same except that bits 0-31 of general register R1 remain unchanged. If bits 0-32 of the address are not all zeros, the result is as shown in the next table below.

For LRA in the 64-bit addressing mode or LRAG in any addressing mode, when the I bit in the page-table entry is one, condition code 2 is set, and the 64-bit real or absolute address of the page-table entry is placed in general register R1. In this case except that LRA is in the 24-bit or 31-bit addressing mode, if bits 0-32 of the address of the page-table entry are all zeros, the result is the same except that bits 0-31 of general register R₁ remain unchanged. If bits 0-32 of the address are not all zeros, the result is as shown in the next table below.

A segment-table-entry or page-table-entry address placed in general register R₁ is real or absolute in accordance with the type of address that was used during the attempted translation,

If a condition exists that would normally cause one of the exceptions shown in the following table, (1) the interruption code assigned to the exception is placed in bit positions 48-63 of general register R₁, bit 32 of this register is set to one, bits 33-47 are set to zeros, and bits 0-31 remain unchanged, and (2) the instruction is completed by setting condition code 3.

Exception Name	Cause	Code (in Hex)
ASCE type	Address-space-control element (ASCE) being used is a region-second-table designation, and bits 0-10 of virtual address not all zeros; ASCE is a region-third-table designation, and bits 0-21 of virtual address not all zeros; or ASCE is a segment-table designation, and bits 0-32 of virtual address not all zeros.	0038
Region first translation	Region-first-table entry selected by region-first-index portion of virtual address outside table or invalid.	0039
Region second translation	Region-second-table entry selected by region-second-index portion of virtual address outside table or invalid.	003A
Region third translation	Region-third-table entry selected by region-third-index portion of virtual address outside table or invalid.	003B
Segment translation	Segment-table entry selected by segment-index portion of virtual address outside table (only when bits 0-32 of entry address not all zeros); or segment-table entry invalid (LRA only, and only in 24-bit or 31-bit addressing mode when bits 0-32 of entry address not all zeros).	0010
Page trans- lation	Page-table entry selected by page-index portion of virtual address invalid (LRA only, and only in 24-bit or 31-bit addressing mode when bits 0-32 of entry address not all zeros).	0011

Special Conditions

A special-operation exception is recognized when, for LRA in the 24-bit or 31-bit addressing mode, bits 0-32 of the resultant 64-bit real address are not all zeros.

An addressing exception is recognized when the address used by ART to fetch the effective access-list designation or the ALE, ASTE, or authority-table entry designates a location which is not available in the configuration or when the address used to fetch the region-table entry or entries, if any, segment-table entry, or page-table entry designates a location which is not available in the configuration.

A translation-specification exception is recognized when an accessed region-table entry or the segment-table entry or page-table entry has a zero I bit and a format error, that is, when any of the reasons listed in "Translation-Specification Exception" on page 6-34 applies.

A carry out of bit position 0 as a result of the addition done to compute the address of a region-table entry or the segment-table entry may be ignored or may result in an addressing exception.

The operation is suppressed on all addressing exceptions.

Resulting Condition Code:

- 0 Translation available
- 1 Segment-table entry invalid (I bit one)
- 2 Page-table entry invalid (I bit one)
- 3 Address-space-control element not available, region-table entry outside table or invalid (I bit one), segment-table entry outside table, or, for LRA only, and only in 24-bit or 31-bit addressing mode when bits 0-32 of entry address not all zeros, segment-table entry or page-table entry invalid (I bit one)

Program Exceptions:

- Addressing (effective access-list designation, access-list entry, ASN-second-table entry, authority-table entry, region-table entry, segment-table entry, or page-table entry)
- Privileged operation
- Special operation (LRA only)
- · Translation specification

Programming Notes:

- 1. Caution must be exercised in the use of LOAD REAL ADDRESS in a multiprocessing Since INVALIDATE PAGE configuration. TABLE ENTRY may set the I bit in storage to one before causing the corresponding entries in TLBs of other CPUs to be cleared, the simultaneous execution of LOAD REAL ADDRESS on this CPU and INVALIDATE PAGE TABLE ENTRY on another CPU may produce inconsistent results. Because LOAD REAL ADDRESS may access the tables in storage, the page-table entry may appear to
- be invalid (condition code 2) even though the corresponding TLB entry has not yet been cleared, and the TLB entry may remain in the TLB until the completion of INVALIDATE PAGE TABLE ENTRY on the other CPU. There is no guaranteed limit to the number of instructions which may be executed between the completion of LOAD REAL ADDRESS and the TLB being cleared of the entry.
- 2. Figure 10-16 on page 10-45 summarizes the resulting contents of general register R1 and the condition code.


Function (Course)	General Register R ₁ Contents and Condition Code									
Exception/Cause/ Entry-Address Size or	LRA in 24-Bit or 31-Bit Addressing Mode				LRA in 64-Bit Addressing Mode or LRAG in Any Addressing Mode					
Resultant-Real- Address Size	0-31	32	33-47	48-63	СС	0-31	32	33-47	48-63	СС
ALET specification	U	1	0s	0028	3	U	1	0s	0028	3
ALEN translation	U	1	0s	0029	3	U	1	0s	0029	3
ALE sequence	U	1	0s	002A	3	U	1	0s	002A	3
ASTE validity	U	1	0s	002B	3	U	1	0s	002B	3
ASTE sequence	U	1	0s	002C	3	U	1	0s	002C	3
Extended authority	U	1	0s	002D	3	U	1	0s	002D	3
ASCE type	U	1	0s	0038	3	U	1	0s	0038	3
Region first trans.	U	1	0s	0039	3	U	1	0s	0039	3
Region second trans.	U	1	0s	003A	3	U	1	0s	003A	3
Region third trans.	U	1	0s	003B	3	U	1	0s	003B	3
Segment translation/ entry outside table/ entry address < 2GB	U	0	EA3	EA4	3	U	0	EA3	EA4	3
Segment translation/ entry outside table/ entry address >= 2GB	U	1	0s	0010	3	U	1	0s	0010	3
Segment translation/ I bit one/ entry address < 2GB	U	0	EA3	EA4	1	EA1	EA2	EA3	EA4	1
Segment translation/ I bit one/ entry address >= 2GB	U	1	0s	0010	3	EA1	EA2	EA3	EA4	1
Page translation/ I bit one/ entry address < 2GB	U	0	EA3	EA4	2	EA1	EA2	EA3	EA4	2
Page translation/ I bit one/ entry address >= 2GB	U	1	0s	0011	3	EA1	EA2	EA3	EA4	2
Real Address < 2GB	U	0	RA3	RA4	0	RA1	RA2	RA3	RA4	0
Real Address >= 2GB	Spec	i a 1 - 0 p	peration	Exception	n	RA1	RA2	RA3	RA4	0

Figure 10-16 (Part 1 of 2). Summary of Results: LOAD REAL ADDRESS

```
Explanation:
EA1 Bits 0-31 of the entry address.
EA2 Bit 32 of the entry address.
EA3 Bits 33-47 of the entry address.
EA4 Bits 48-63 of the entry address.
RA1 Bits 0-31 of the resultant real address.
RA2 Bit 32 of the resultant real address.
RA3 Bits 33-47 of the resultant real address.
     Bits 48-63 of the resultant real address.
     Unchanged.
```

Figure 10-16 (Part 2 of 2). Summary of Results: LOAD REAL ADDRESS

LOAD USING REAL ADDRESS



For LOAD USING REAL ADDRESS (LURA), the word at the real-storage location addressed by the contents of general register R2 is placed in bit positions 32-63 of general register R1, and the contents of bit positions 0-31 remain unchanged. For LOAD USING REAL ADDRESS (LURAG), the doubleword at that real-storage location is placed in bit positions 0-63 of general register R1.

In the 24-bit addressing mode, bits 40-63 of general register R2 designate the real-storage location, and bits 0-39 of the register are ignored. In the 31-bit addressing mode, bits 33-63 of general register R2 designate the real-storage location, and bits 0-33 of the register are ignored. In the 64-bit addressing mode, bits 0-63 of general register R2 designate the real-storage location.

Because it is a real address, the address designating the storage word or doubleword is not subject to dynamic address translation.

Special Conditions

The contents of general register R2 must designate a location on a word boundary for LURA or on a doubleword boundary for LURAG; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

- · Addressing (address specified by general register R₂)
- Privileged operation
- Protection (fetch, operand 2, key-controlled) protection)
- Specification

Rı

MSTA

MODIFY STACKED STATE

'B247' //////// Rı 0 16 24 28 31

[RRE]

The contents of bit positions 32-63 of the pair of general registers designated by the R1 field are placed in the modifiable area, byte positions 152-159, of the last state entry in the linkage stack.

The R₁ field designates the even-numbered register of an even-odd pair of general registers.

The last state entry is located as described in "Unstacking Process" on page 5-75. The state entry remains in the linkage stack, and the linkage-stack-entry address in control register 15 remains unchanged.

Key-controlled protection does not apply to the references to the linkage stack, but low-address and page protection do apply.

Special Conditions

A specification exception is recognized when R₁ is odd.

The CPU must be in the primary-space mode, access-register mode, or home-space mode; otherwise, a special-operation exception is recognized.

A stack-empty, stack-specification, or stack-type exception may be recognized during the unstacking process.

The operation is suppressed on all addressing and protection exceptions.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-17.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch and store, except for keycontrolled protection, linkage-stack entry)
- Special operation
- Specification
- · Stack empty
- · Stack specification
- · Stack type
- 1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.
- 7.A Access exceptions for second instruction halfword.
- 7.B Special-operation exception due to DAT being off or the CPU being in secondary-space mode.
- 8.A Specification exception due to R₁ being odd.
- 8.B.1 Access exceptions (fetch) for entry descriptor of the current linkage-stack entry.
- 8.B.2 Stack-type exception due to current entry not being a state entry or header entry.

Note: Exceptions 8.B.3-8.B.7 can occur only if the current entry is a header entry.

- 8.B.3 Access exceptions (fetch) for second word of the header entry.
- 8.B.4 Stack-empty exception due to backward stack-entry validity bit in the header entry being zero.
- 8.B.5 Access exceptions (fetch) for entry descriptor of preceding entry, which is the entry designated by the backward stack-entry address in the current (header) entry.
- 8.B.6 Stack-specification exception due to preceding entry being a header entry.
- 8.B.7 Stack-type exception due to preceding entry not being a state entry.
- 8.B.8 Access exceptions (store) for the modifiable area of the state entry.

Figure 10-17. Priority of Execution: MODIFY STACKED STATE

MOVE PAGE



16

0

The first operand is replaced by the second operand. The first and second operands both are 4K bytes on 4K-byte boundaries. The results are indicated in the condition code. The accesses to the first-operand location or the second-operand location, but not to both locations, may be performed by using the key specified in general register 0; otherwise, the accesses to an operand location are performed by using the PSW key.

24

28 31

The location of the leftmost byte of the first operand and second operand is designated by the contents of general registers R_1 and R_2 , respectively.

The handling of the addresses in general registers R_1 and R_2 depends on the addressing mode. In the 24-bit addressing mode, the contents of bit positions 40-51 of a general register, with 12 rightmost zeros appended, are the address, and bits 0-39 and 52-63 in the register are ignored. In the 31-bit addressing mode, the contents of bit positions 33-51 of a general register, with 12 rightmost zeros appended, are the address, and bits 0-32 and 52-63 in the register are ignored. In the 64-bit addressing mode, the contents of bit positions 0-51 of a general register, with 12 rightmost zeros appended, are the address, and bits 52-63 in the register are ignored.

Bits 56-59 of general register 0 are used as the specified access key. Bit 52 of general register 0, when one, specifies that the specified access key is to be used for accessing the first operand, and bit 53 specifies the same for the second operand. A specification exception is recognized if bits 52 and 53 are both ones. Bit 54 of general register 0 is a destination-reference-intention bit, and bit 55 is a condition-code-option bit. Bits 48-51 of general register 0 must be zeros; otherwise, a specification exception is recognized. Bits 0-47 and 60-63 of general register 0 are ignored.

The contents of the registers just described are shown in Figure 10-18 on page 10-49

When bit 52 of general register 0 is one, the fetch accesses to the second-operand location are performed by using the PSW key, and the store accesses to the first-operand location are performed by using the key specified in general register 0. When bit 53 of general register 0 is one, the fetch accesses to the second-operand location are performed by using the key specified in general register 0, and the store accesses to the first-operand location are performed by using the PSW key. When bits 52 and 53 are both zeros, the PSW key is used for accessing both operands.

When 4K bytes have been moved, condition code 0 is set.

When a page-translation-exception condition exists, the exception is not recognized if the condition-code-option bit, bit 55 in general register 0, is one; instead, condition code 1 or 2 is set. Condition code 1 is set if a page-translation-exception condition exists for the first operand and not for the second operand. Condition code 2 is set if a page-translation-exception condition exists for the second operand, regardless of whether the condition exists for the first operand.

When an access exception can be recognized for both operands, it is unpredictable for which operand an exception is recognized. If one of the exceptions is a page-translation exception that would cause condition code 1 or 2 to be set, it is unpredictable whether the access exception for the other operand is recognized or condition code 1 or 2 is set.

The references to main storage are not necessarily single-access references and are not necessarily performed in a left-to-right direction, as observed by other CPUs and by channel programs.

Special Conditions

In the problem state, when either bit 52 or bit 53 in general register 0 is one, the operation is performed only if the access key specified in general register 0 is valid, that is, if the corresponding PSW-key-mask bit in control register 3 is one. Otherwise, a privileged-operation exception is recognized. In the supervisor state, any value for the specified access key is valid. When bits 52 and 53 are both zeros, the access key in general register 0 is not tested for validity.




Figure 10-18. Register Contents for MOVE PAGE

In the problem state, when bits 52 and 53 in general register 0 are both ones and the access key in general register 0 is not permitted by the PSW-key mask, it is unpredictable whether a specification exception or a privileged-operation exception is recognized.

Resulting Condition Code:

- 0 Data moved
- 1 Condition-code-option bit one, page-table entry for first operand invalid, and page-table entry for second operand valid
- 2 Condition-code-option bit one and page-table entry for second operand invalid
- 3 --

Program Exceptions:

- Access (fetch, operand 2; store, operand 1)
- Privileged operation (access key specified, and selected PSW-key-mask bit is zero in the problem state)
- Specification


Programming Notes:

 MOVE PAGE, or a loop of MOVE PAGE instructions that moves multiple pages, may provide, on most models, better performance than a MOVE LONG instruction or a loop of MOVE (MVC) instructions that performs the same function. Whether MOVE PAGE provides better performance depends on controlprogram specifications and the method by which the control program handles pagetranslation exceptions.

- 2. The destination-reference-intention bit should be set to one when there is an intention to reference the first operand by means of an instruction other than MOVE PAGE. The bit may allow the control program to process a page-translation exception more efficiently.
- 3. The condition-code-option bit provides compatibility with the MOVE PAGE instruction of the ESA/390 move-page facility 1. The bit is for use by the MVS/ESA HSPSERV macro expansion.
- 4. The condition code set by the instruction normally need not be examined if the condition-code-option bit is zero.
- 5. See the definitions of real locations 162 and 168-175 under "Assigned Storage Locations" in Chapter 3, "Storage," for a description of information stored during a program interruption due to a page-translation exception recognized by MOVE PAGE.

MOVE TO PRIMARY

MOVE TO SECONDARY



The first operand is replaced by the second operand. One operand is in the primary address space, and the other is in the secondary address The accesses to the operand in the primary space are performed by using the PSW key; the accesses to the operand in the secondary space are performed by using the key specified by the third operand.

The addresses of the first and second operands are virtual, one operand address being translated by means of the primary address-space-control element and the other by means of the secondary address-space-control element. Operand-address translation is performed in the same way when the address-space-control bits in the current PSW specify either the primary-space mode or the secondary-space mode.


For MOVE TO PRIMARY, movement is to the primary space from the secondary space. The first-operand address is translated by using the primary address-space-control element, and the second-operand address is translated by using the secondary address-space-control element.

For MOVE TO SECONDARY, movement is to the secondary space from the primary space. The first-operand address is translated by using the secondary address-space-control element, and the second-operand address is translated by using the primary address-space-control element.

Bit positions 56-59 of general register R₃ are used as the secondary-space access key. Bit positions 0-55 and 60-63 of the register are ignored.

General register R_1 contains an unsigned binary integer called the true length. In the 24-bit or 31-bit addressing mode, the true length is in bit positions 32-63 of the register, and the contents of bit positions 0-31 of the register are ignored. In the 64-bit addressing mode, the true length is in bit positions 0-63 of the register.

The contents of the general registers just described are as follows:



The first and second operands are the same length, called the effective length. The effective length is equal to the true length or 256, whichever is less. Access exceptions for the first and second operands are recognized only for that portion of the operand within the effective length. When the effective length is zero, no access exceptions are recognized for the first and second operands, and no movement takes place.

Each storage operand is processed left to right. The storage-operand-consistency rules are the same as for MOVE (MVC), except that when the operands overlap in real storage, the use of the common real-storage locations is not necessarily recognized.

As part of the execution of the instruction, the value of the true length is used to set the condition code. If the true length is 256 or less, including zero, the true length and effective length are equal, and condition code 0 is set. If the true

length is greater than 256, the effective length is 256, and condition code 3 is set.

For both MOVE TO PRIMARY and MOVE TO SECONDARY, a serialization and checkpoint-synchronization function is performed before the operation begins and again after the operation is completed.

Special Conditions

Since the secondary space is accessed, the operation is performed only when the secondary-space control, bit 37 of control register 0, is one and DAT is on. When either the secondary-space control is zero or DAT is off, a special-operation exception is recognized. A special-operation exception is also recognized when the address-space-control bits in the current PSW specify the access-register or home-space mode.

In the problem state, the operation is performed only if the secondary-space access key is valid, that is, if the corresponding PSW-key-mask bit in control register 3 is one. Otherwise, a privileged-operation exception is recognized. In the supervisor state, any value for the secondary-space access key is valid.

The priority of the recognition of exceptions and condition codes is shown in Figure 10-19 on page 10-52.

Resulting Condition Code:

- 0 True length less than or equal to 256
- 1 --
- 2 -
- 3 True length greater than 256

Program Exceptions:

- Access (fetch, primary virtual address, operand 2, MVCS; fetch, secondary virtual address, operand 2, MVCP; store, secondary virtual address, operand 1, MVCS; store, primary virtual address, operand 1, MVCP)
- Privileged operation (selected PSW-key-mask bit is zero in the problem state)
- Special operation

- 1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.
- 7.A Access exceptions for second and third instruction halfwords.
- 7.B Special-operation exception due to the secondary-space control, bit 37 of control register 0, being zero, to DAT being off, or to the CPU being in the access-register or home-space mode.
- 8. Privileged-operation exception due to selected PSW-key-mask bit being zero in the problem state.
- 9. Completion due to length zero.
- 10. Access exceptions for operands.

MOVE TO Figure 10-19. Priority of Execution: PRIMARY and MOVE TO SECONDARY

Programming Notes:

- 1. MOVE TO PRIMARY and MOVE TO SEC-ONDARY can be used in a loop to move a variable number of bytes of any length. See the programming note under MOVE WITH KEY.
- 2. MOVE TO PRIMARY and MOVE TO SEC-ONDARY should be used only when movement is between different address spaces. The performance of these instructions on most models may be significantly slower than that of MOVE WITH KEY, MOVE (MVC), or MOVE LONG. In addition, the definition of overlapping operands for MOVE TO PRIMARY and MOVE TO SECONDARY is not compatible with the more precise definitions for MOVE (MVC), MOVE WITH KEY, and MOVE LONG.


MOVE WITH DESTINATION KEY


The first operand is replaced by the second The accesses to the destinationoperand location are performed by using the key specified in general register 1, and the accesses to the source-operand location are performed by using the PSW key.

The first and second operands are of the same length, which is specified by bits 56-63 of general register 0. Bits 0-55 of general register 0 are ignored.

Bits 56-59 of general register 1 are used as the specified access key. Bits 0-55 and 60-63 of general register 1 are ignored.

The contents of general registers 0 and 1 are as follows:





L specifies the number of bytes to the right of the first byte of each operand. Therefore, the length in bytes of each operand is 1-256, corresponding to a length code in L of 0-255.

The fetch accesses to the second-operand location are performed by using the PSW key, and the store accesses to the first-operand location are performed by using the key specified in general register 1.

Each of the operands is processed left to right. When the operands overlap destructively in real storage, the results in the first-operand location are unpredictable. Except for this unpredictability in the case of destructive overlap, the storageoperand-consistency rules are the same as for the MOVE (MVC) instruction.

Special Conditions

In the problem state, the operation is performed only if the access key specified in general register 1 is valid, that is, if the corresponding PSW-key-mask bit in control register 3 is one. Otherwise, a privileged-operation exception is recognized. In the supervisor state, any value for the specified access key is valid.


Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2; store, operand 1)
- Privileged operation (selected PSW-key-mask bit is zero in the problem state)

Programming Note: See the programming notes for the MOVE WITH SOURCE KEY instruction.

MOVE WITH KEY





The first operand is replaced by the second operand. The fetch accesses to the second-operand location are performed by using the key specified in the third operand, and the store accesses to the first-operand location are performed by using the PSW key.


Bit positions 56-59 of general register R_3 are used as the source access key. Bit positions 0-55 and 60-63 of the register are ignored.

General register R₁ contains an unsigned binary integer called the true length. In the 24-bit or 31-bit addressing mode, the true length is in bit positions 32-63 of the register, and the contents of bit positions 0-31 of the register are ignored. In the 64-bit addressing mode, the true length is in bit positions 0-63 of the register.

The contents of the general registers just described are as follows:







The first and second operands are of the same length, called the effective length. The effective length is equal to the true length or 256, whichever is less. Access exceptions for the first and second operands are recognized only for that portion of the operand within the effective length. When the effective length is zero, no access exceptions are recognized for the first and second operands, and no movement takes place.

Each storage operand is processed left to right. When the storage operands overlap, the result is obtained as if the operands were processed one byte at a time and each result byte were stored immediately after the necessary operand byte was fetched. The storage-operand-consistency rules are the same as for the MOVE (MVC) instruction.

As part of the execution of the instruction, the value of the true length is used to set the condition code. If the true length is 256 or less, including zero, the true length and effective length are equal, and condition code 0 is set. If the true length is greater than 256, the effective length is 256, and condition code 3 is set.

Special Conditions

In the problem state, the operation is performed only if the source access key is valid, that is, if the corresponding PSW-key-mask bit in control register 3 is one. Otherwise, a privileged-operation exception is recognized. In the supervisor state, any value for the source access key is valid.

The priority of the recognition of exceptions and condition codes is shown in Figure 10-20 on page 10-54.

Resulting Condition Code:

- 0 True length less than or equal to 256
- 1 -
- 2 -
- 3 True length greater than 256

Program Exceptions:

- Access (fetch, operand 2; store, operand 1)
- Privileged operation (selected PSW-key-mask bit is zero in the problem state)

- 1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.
- Access exceptions for second and third 7.A instruction halfwords.
- 8. Privileged-operation exception due to selected PSW-key-mask bit being zero in the problem state.
- 9. Completion due to length zero.
- 10. Access exceptions for operands.

Figure 10-20. Priority of Execution: MOVE WITH KEY

Programming Notes:

1. MOVE WITH KEY can be used in a loop to move a variable number of bytes of any length, as follows:

The above program is for execution in the 24-bit or 31-bit addressing mode. In the 64-bit addressing mode, AGHI instructions should be substituted for the AHI instructions.

2. The performance of MOVE WITH KEY on most models may be significantly slower than that of the MOVE (MVC) and MOVE LONG Therefore, MOVE WITH KEY instructions. should not be used if the keys of the source and the target are the same.

MOVE WITH SOURCE KEY


The first operand is replaced by the second operand. The accesses to the source-operand location are performed by using the key specified in general register 1, and the accesses to the


destination-operand location are performed by using the PSW key.

The first and second operands are of the same length, which is specified by bits 56-63 of general register 0. Bits 0-55 of general register 0 are ignored.

Bits 56-59 of general register 1 are used as the specified access key. Bits 0-55 and 60-63 of general register 1 are ignored.

The contents of general registers 0 and 1 are as follows:





L specifies the number of bytes to the right of the first byte of each operand. Therefore, the length in bytes of each operand is 1-256, corresponding to a length code in L of 0-255.

The fetch accesses to the second-operand location are performed by using the key specified in general register 1, and the store accesses to the first-operand location are performed by using the PSW key.

Each of the operands is processed left to right. When the operands overlap destructively in real storage, the results in the first-operand location are unpredictable. Except for this unpredictability in the case of destructive overlap, the storageoperand-consistency rules are the same as for the MOVE (MVC) instruction.

Special Conditions

In the problem state, the operation is performed only if the access key specified in general register 1 is valid, that is, if the corresponding PSW-key-mask bit in control register 3 is one. Otherwise, a privileged-operation exception is recognized. In the supervisor state, any value for the specified access key is valid.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2; store, operand 1)
- Privileged operation (selected PSW-key-mask bit is zero in the problem state)


Programming Notes:

- 1. When data is to be moved alternately in both directions between two storage areas that are fetch protected by means of different keys, then MOVE WITH SOURCE KEY and MOVE WITH DESTINATION KEY can be used while leaving the PSW key unchanged; and this may be, on most models, significantly faster than using MOVE WITH KEY along with SET PSW KEY FROM ADDRESS to change the PSW key.
- 2. MOVE WITH SOURCE KEY and MOVE WITH DESTINATION KEY should be used only when movement is between storage areas having different keys. The performance of these instructions on most models may be significantly slower than that of the MOVE (MVC) instruction.
- 3. MOVE WITH SOURCE KEY or MOVE WITH DESTINATION KEY can be used in a loop to move a variable number of bytes as shown in the following example. In the example, the specified access key, the first-operand address, the second-operand address, and the length of each operand are assumed to be in general registers 1-4, respectively, at the beginning of the example. The length of each operand is treated as a 32-bit signed value, and a negative value is treated as zero.

LTR 4.4 12, END BC AHI 4,-256 BC 12, LAST LA 0,255 MVCSK 0(2),0(3)L₀₀P 2,256(2) LA LA 3,256(3)AHI 4,-256 BC 2,L00P LAST LA 0.255(4)MVCSK 0(2),0(3)END [Any instruction]

Ī

PAGE IN



A page-in operation is performed which transfers a 4K-byte block to the real-storage location designated by general register R₁ from the expanded-storage block designated by general register R₂.

Bits 32-63 of general register R₂ are a 32-bit unsigned binary integer called the expanded-storage-block number. This number designates the 4K-byte block of expanded storage which is to be transferred. If the expanded-storage-block number designates an inaccessible block in expanded storage, condition code 3 is set.

The contents of general register R₁ are a real address which designates a 4K-byte block in main storage. In the 24-bit-addressing mode, bits 40-51 designate the block, and bits 0-39 are ignored. In the 31-bit-addressing mode, bits 33-51 designate the block, and bits 0-32 are ignored. In the 64-bit-addressing mode, bits 0-51 designate the block. In all modes, bits 52-63 of the address are ignored.

Because it is a real address, the address designating the main-storage block is not subject to dynamic address translation. PAGE IN is not subject to key-controlled storage protection, but low-address protection does apply. PAGE IN is not subject to program-event recording for storage alteration.

A serialization and checkpoint-synchronization function is performed before the operation begins and again after the operation is completed.

If the page-in operation is completed with no errors, condition code 0 is set.

If the page-in operation encounters an expandedstorage data error, condition code 1 is set. For an expanded-storage data-error condition, the contents of the entire 4K-byte block in real storage is unpredictable, but this condition does not result in the generation of invalid checking-block codes in real storage. If the expanded-storage block is not available, that is, the block is not provided or is not currently in the configuration, then condition code 3 is set, and no other action is taken.

Operation of PAGE IN in a Multiple-CPU Configuration

The accesses to main storage and to expanded storage by PAGE IN are not necessarily singleaccess references and are not necessarily performed in a left-to-right direction, as observed by other CPUs and by channel programs.

See also the description under PAGE OUT.

Resulting Condition Code:


- 0 Page-in operation completed
- Expanded-storage data error 1
- 2
- 3 Expanded-storage block not available

Program Exceptions:

- · Addressing (block designated by general register R₁)
- · Operation (if the expanded-storage facility is not installed)
- Privileged operation
- · Protection (block designated by general register R₁; low-address protection)

PAGE OUT

PGOUT R1, R2 [RRE]



A page-out operation is performed which transfers a 4K-byte block from the real-storage location designated by general register R₁ to the expandedstorage block designated by general register R2.

Bits 32-63 of general register R2 are a 32-bit unsigned binary integer called the expandedstorage-block number. This number designates the 4K-byte block of expanded storage which is to be replaced. If the expanded-storage-block number designates an inaccessible block in expanded storage, condition code 3 is set.

The contents of general register R1 are a real address which designates a 4K-byte block in main storage. In the 24-bit-addressing mode, bits 40-51 designate the block, and bits 0-39 are ignored. In the 31-bit-addressing mode, bits 33-51 designate the block, and bits 0-32 is ignored. 64-bit-addressing mode, bits 0-51 designate the block. In all modes, bits 52-63 of the address are ignored.

Because it is a real address, the address designating the main-storage block is not subject to dynamic address translation. PAGE OUT is not subject to key-controlled protection.

A serialization and checkpoint-synchronization function is performed before the operation begins and again after the operation is completed.

Depending on the model, after the data has been written to the expanded-storage block, a readback-check operation may be performed to determine whether the data was written correctly. If the read-back-check operation determines that the data has been written correctly, condition code 0 is set. If the read-back-check operation encounters an expanded-storage data error, condition code 1 is set.

Most models do not perform the read-back-check operation, and, after the page-out operation is completed, condition code 0 is set.

Regardless of whether condition code 0 or condition code 1 is set, the entire 4K-byte block is written. Errors, if any, in the block after the block is written are preserved. Thus, if a subsequent execution of PAGE IN addresses the same expanded-storage block, the expanded-storage data error will be detected and condition code 1 will be indicated.

If the expanded-storage block is not available, that is, the block is not provided or is not currently in the configuration, then condition code 3 is set, and no other action is taken.

Operation of PAGE OUT in a Multiple-CPU Configuration

The accesses to main storage and to expanded storage by PAGE OUT are not necessarily singleaccess references and are not necessarily performed in a left-to-right direction, as observed by other CPUs and by channel programs.

If two or more CPUs issue PAGE IN or PAGE OUT instructions at approximately the same instant in time, depending on the model, the operations may be performed one at a time, or the operations may be performed concurrently. Concurrent operation may occur even if the instructions address the same expanded-storage block.

When two or more PAGE OUT instructions addressing the same expanded-storage block are executed concurrently, the resulting values in the expanded-storage block for each group of bytes transferred may be from any of the instructions being executed simultaneously. The number of bytes transferred as a group depends on the model.

Similarly, for concurrent execution of a PAGE IN and a PAGE OUT instruction for the same expanded-storage block, the resulting values for each group of bytes transferred as a result of the execution of the PAGE IN instruction may be either the old or new values from the expanded-storage block.

Concurrent operation of paging instructions does not result in expanded-storage data errors.


Resulting Condition Code:

- 0 Page-out operation completed
- 1 Expanded-storage data error
- 2 -
- 3 Expanded-storage block not available

Program Exceptions:

- Addressing (block designated by general register R₁)
- Operation (if the expanded-storage facility is not installed)
- · Privileged operation

PROGRAM CALL



A program-call number specified by the secondoperand address is used in a two-level lookup to locate an entry-table entry (ETE). The program is authorized to use the ETE when the AND of the PSW-key mask in control register 3 and the authorization key mask in the ETE is nonzero or when the CPU is in the supervisor state.

When the PC-type bit, bit 128 of the ETE, is zero, an operation called basic PROGRAM CALL is performed. When the PC-type bit is one, an operation called stacking PROGRAM CALL is performed.

Basic PROGRAM CALL, in the 24-bit or 31-bit addressing mode, loads the basic-addressing-mode bit, bits 33-62 of the updated instruction address, and the problem-state bit from the PSW into bit positions 32-63 of general register 14, and it leaves bits 0-31 of this register unchanged. In the 64-bit addressing mode, bits 0-62 of the updated instruction address and the problem-state bit are placed in bit positions 0-63 of general register 14. In any addressing mode, the PSW-key mask and PASN are placed in bit positions 32-63 of general register 3, and bits 0-31 of this register remain unchanged.

Stacking PROGRAM CALL places the entire PSW contents, except with an unpredictable PER mask, and also the PSW-key mask, PASN, SASN, and EAX in a linkage-stack program-call state entry that it forms. A called-space identification, an indication of whether the resulting addressing mode is the 64-bit mode, the program-call number, and the contents of general registers 0-15 and access registers 0-15 also are placed in the state entry.

For basic PROGRAM CALL, the extended-addressing-mode bit, bit 31 of the PSW, must have the same value as the entry-extended-addressing-mode bit, bit 129 of the ETE; otherwise, a special-operation exception is recognized. Basic PROGRAM CALL does not change bit 31 of the PSW and, therefore, does not switch between

a basic addressing mode (the 24-bit or 31-bit mode) and the extended addressing mode (the 64-bit mode). In the 24-bit or 31-bit addressing mode, basic PROGRAM CALL sets the basic-addressing-mode bit, bit 32 of the PSW, with the value of the entry-basic-addressing-mode bit, bit 32 of the ETE, and, thus, it may switch between the 24-bit and 31-bit addressing modes. In the 64-bit addressing mode, bit 32 of the PSW remains unchanged.

Stacking PROGRAM CALL, when bit 129 of the ETE is zero, sets bit 31 of the PSW to zero and sets bit 32 of the PSW with the value of bit 32 of the ETE. When bit 129 of the ETE is one, stacking PROGRAM CALL sets bits 31 and 32 of the PSW to one. Thus, stacking PROGRAM CALL can set the 24-bit, 31-bit, or 64-bit addressing mode.

When the resulting addressing mode is the 24-bit or 31-bit mode, both basic and stacking PROGRAM CALL place bits 33-62 of the entry instruction address in the ETE, which are bits 33-62 of the ETE, with 33 leftmost and one rightmost zeros appended, in bit positions 64-127 of the PSW as the new instruction address, and they place the entry-problem-state bit, bit 63 of the ETE, in bit position 15 of the PSW as the new problem-state bit. Bits 32-63 of the entry parameter in the ETE are placed in bit positions 32-63 of general register 4, and bits 0-31 of this register remain unchanged.

When the resulting addressing mode is the 64-bit mode, both basic and stacking PROGRAM CALL place bits 0-62 of the entry instruction address, bits 0-62 of the ETE, with with one rightmost zero appended, in bit positions 64-127 of the PSW, and they place bit 63 of the ETE in bit position 15 of the PSW. Bits 0-63 of the entry parameter in the ETE are placed in general register 4.

Basic PROGRAM CALL ORs the entry key mask from the ETE into the PSW-key mask in control register 3. Stacking PROGRAM CALL does the same, or it replaces the PSW-key mask with the entry key mask, as determined by the PSW-key-mask control in the ETE.

Stacking PROGRAM CALL optionally replaces the PSW key in the PSW and the EAX in control register 8 from the ETE, and it sets the address-

space-control bits in the PSW, as determined by control bits in the ETE.

The ETE causes a space-switching operation to occur if it contains a nonzero ASN. When the ETE contains a zero ASN, the operation is called PROGRAM CALL to current primary (PC-cp); when the ETE contains a nonzero ASN, the operation is called PROGRAM CALL with space switching (PC-ss). When space switching is specified, the new PASN is loaded into control register 4 from the ETE, and a new primary-ASTE origin (PASTEO) is loaded into control register 5, also from the ETE. From the PASTE, a new primary ASCE (PASCE) and AX are loaded into control registers 1 and 4, respectively.


In both PC-cp and PC-ss, the SASN and secondary ASCE (SASCE) are set equal to the original PASN and PASCE, respectively. However, the space-switching stacking PROGRAM CALL operation may instead set the SASN and SASCE equal to the new PASN and PASCE, respectively, as determined by a control bit in the ETE.

In a PC-ss to the base space of the dispatchable unit when the dispatchable unit is subspace active, bits 0-55 and 58-63 of the new PASCE are replaced by the same bits of the ASCE in the ASTE for the subspace in which the dispatchable unit last had control. This occurs before the possible setting of the SASCE equal to the PASCE.

PROGRAM CALL PC-Number Translation

The second-operand address is not used to address data; instead, the rightmost 20 bits of the address are used as a PC number and have the following format:

Second-Operand Address




Linkage Index (LX): Bits 44-55 of the secondoperand address are the linkage index and are used to select an entry from the linkage table designated by the linkage-table designation in the primary ASTE. **Entry Index (EX):** Bits 56-63 of the second-operand address are the entry index and are used to select an entry from the entry table designated by the linkage-table entry.

Bits 0-43 of the second-operand address are ignored.

The linkage-table and entry-table lookup process is depicted in part 1 of Figure 10-22 on page 10-65. The detailed definition of this table-lookup process is in "PC-Number Translation" on page 5-29.


The 32-byte entry-table entry (ETE) has the following format:


When Resulting Addressing Mode Is the 24-Bit or 31-Bit Mode




When Resulting Addressing Mode Is the 64-Bit Mode










Bits 128-143 of the ETE have the following detailed format:



For basic PROGRAM CALL in the 24-bit or 31-bit addressing mode when bit 32 of the ETE (A) is

zero (specifying the 24-bit mode), and for stacking PROGRAM CALL when bits 32 (A) and 129 (G) are zeros (specifying the 24-bit mode), bits 33-39 must be zeros; otherwise, a PC-translation-specification exception is recognized.

After the ETE has been fetched, if the current PSW specifies the problem state, the current PSW-key mask in control register 3 is tested against the AKM field in the ETE to determine whether the program is authorized to access this entry. The AKM and PSW-key mask are ANDed, and, if the result is zero, a privileged-operation exception is recognized. The PSW-key mask in control register 3 remains unchanged. When PROGRAM CALL is executed in the supervisor state, the AKM field is ignored.

If the result of the AND of the AKM and the PSW-key mask is not zero, or if the CPU is in the supervisor state, the execution of the instruction continues.

If bit 128 of the ETE (T) is zero, the basic PROGRAM CALL operation is specified. If bit 128 of the ETE is one, the stacking PROGRAM CALL operation is specified.

Basic PROGRAM CALL

The following operations are performed when basic PROGRAM CALL is specified.

Bit 31 of the current PSW (the extended-addressing-mode bit) must equal bit 129 (G) of the ETE; otherwise, a special-operation exception is recognized.

In the 24-bit or 31-bit addressing mode, bits 97-126 of the PSW (bits 33-62 of the updated instruction address) are placed in bit positions 33-62 of general register 14, bit 32 of the PSW (the basic-addressing-mode bit) is placed in bit position 32 of the register, and bit 15 of the PSW (the problem-state bit) is placed in bit position 63 of the register. Bits 0-31 of the register remain unchanged.

In the 64-bit addressing mode, bits 64-126 of the PSW (bits 0-62 of the updated instruction address) are placed in bit positions 0-62 of general register 14, and bit 15 of the PSW (the problem-state bit) is placed in bit position 63 of the register.

In the 24-bit or 31-bit addressing mode, bits 32 and 33-62 of the ETE (A and the EIA), with a zero appended on the right of bits 33-62, are placed in PSW bit positions 32 and 97-127, respectively (the basic-addressing-mode bit and bits 33-63 of the instruction address). In the 64-bit addressing mode, bits 0-62 of the ETE, with a zero appended on the right, are placed in PSW bit positions 64-127 (the instruction address), and PSW bit 32 remains unchanged. In any addressing mode, bit 63 of the ETE (P) is placed in PSW bit position 15 (the problem-state bit).

The PSW-key mask, bits 32-47 of control register 3, is placed in bit positions 32-47 of general register 3, and the current PASN, bits 48-63 of control register 4, is placed in bit positions 48-63 of general register 3. Bits 0-31 of general register 3 remain unchanged.

Bits 96-111 of the ETE (the EKM) are ORed with the PSW-key mask, bits 32-47 of control register 3, and the result replaces the PSW-key mask in control register 3.

In the 24-bit or 31-bit addressing mode, bits 224-255 of the ETE (bits 32-63 of the entry parameter) are loaded into bit positions 32-63 of general register 4, and bits 0-31 of the register remain unchanged. In the 64-bit addressing mode, bits 192-255 of the ETE (the entry parameter), are loaded into bit positions 0-63 of general register 4.

Stacking PROGRAM CALL

The following operations are performed when stacking PROGRAM CALL is specified.

The stacking process is performed to form a linkage-stack program-call state entry and place the following information in the state entry: current PSW (with an unpredictable PER mask), PSW-key mask, PASN, SASN, EAX, called-space identification, an indication of whether the resulting addressing mode is the 64-bit mode, program-call number, contents of general registers 0-15, and contents of access registers 0-15. This is described in "Stacking Process" on page 5-72. The entry-type code in the state entry is 0001101 binary.

When bit 129 of the ETE (G) is zero, bit 31 of the PSW (the extended-addressing-mode bit) is set to zero, and bit 32 of the ETE (A) is placed in bit position 32 of the PSW (the basic-addressingmode bit). (The addressing mode is set to the 24-bit mode if bit 32 is zero or to the 31-bit mode if bit 32 is one.) When bit 129 of the ETE is one, bits 31 and 32 of the PSW are set to one. (The 64-bit addressing mode is set.)

When the resulting addressing mode is the 24-bit or 31-bit mode, bits 33-62 of the ETE (the EIA), with 33 leftmost and one rightmost zeros appended, are placed in PSW bit positions 64-127 (the instruction address). When the resulting addressing mode is the 64-bit mode, bits 0-62 of the ETE (the EIA), with one rightmost zero appended, are placed in PSW bit positions 64-127.

Bit 63 of the ETE (P) is placed in PSW bit position 15 (the problem-state bit).

When bit 131 of the ETE (K) is zero, bits 8-11 of the PSW (the PSW key) remain unchanged. When bit 131 of the ETE is one, bits 136-139 of the ETE (the EK) replace the PSW key in the PSW.

When bit 132 of the ETE (M) is zero, bits 96-111 of the ETE (the EKM) are ORed with the PSW-key mask, bits 32-47 of control register 3, and the result replaces the PSW-key mask in control register 3. When bit 132 of the ETE is one, bits 96-111 of the ETE replace the PSW-key mask in control register 3.

When bit 133 of the ETE (E) is zero, the EAX, bits 32-47 of control register 8, remains unchanged. When bit 133 of the ETE is one, bits 144-159 of the ETE (the EEAX) replace the EAX in control register 8.

When bit 134 of the ETE (C) is zero, bits 16 and 17 of the PSW (the address-space-control bits) are set to 00 binary (primary-space mode). When bit 134 of the ETE is one, the address-spacecontrol bits in the PSW are set to 01 binary (access-register mode).

When the resulting addressing mode is the 24-bit or 31-bit mode, bits 224-255 of the ETE (bits 32-63 of the entry parameter) are loaded into bit positions 32-63 of general register 4, and bits 0-31 of this register remain unchanged. When the resulting addressing mode is the 64-bit mode, bits

192-255 of the ETE (the entry parameter), are loaded into bit positions 0-63 of general register 4.

Key-controlled protection does not apply to references to the linkage stack, but low-address and page protection do apply.

PROGRAM CALL to Current Primary (PC-cp)

If bits 80-95 of the ETE (the ASN), are zeros, PROGRAM CALL to current primary (PC-cp) is specified, and the execution of the instruction is completed after the operations described in "PROGRAM CALL PC-Number Translation" and either "Basic PROGRAM CALL" or "Stacking PROGRAM CALL" have been performed and the following operations have been performed.

The current PASN, bits 48-63 of control register 4, is placed in bit positions 48-63 of control register 3 to become the current SASN.

The current PASCE in control register 1 is placed in control register 7 to become the current SASCE.

The basic PC-cp operation is depicted in parts 1-3 of Figure 10-22 on page 10-65. The stacking PC-cp operation is depicted in parts 1, 4, and 5 of the figure.

PROGRAM CALL with Space Switching (PC-ss)

If the ASN in the ETE is nonzero, PROGRAM CALL with space switching (PC-ss) is specified, and the execution of the instruction is completed after the operations described in "PROGRAM CALL PC-Number Translation" and either "Basic PROGRAM CALL" or "Stacking PROGRAM CALL" have been performed and the following operations have been performed.

Bits 80-95 of the ETE (the ASN) are placed in bit positions 48-63 of control register 4 as the new PASN.

Bits 161-185 of the ETE, with six zeros appended on the right, are used as the real address of the ASTE designated by the new PASN. An ASX-translation exception is recognized if bit 0 of the ASTE is one.

Bits 64-127 of the ASTE (the ASCE) are placed in control register 1 as the new PASCE.

Bits 32-47 of the ASTE (the AX) are placed in bit positions 32-47 of control register 4 as the new authorization index.

Bits 33-57 of the ASTE address are placed in bit positions 33-57 of control register 5 as the new primary-ASTE origin, and zeros are placed in bit positions 32 and 58-63. Bits 0-31 of the register remain unchanged.

In basic PROGRAM CALL, or in stacking PROGRAM CALL when bit 135 of the ETE (S) is zero, the PASN existing before the PASN is replaced from the ETE is placed in bit positions 48-63 of control register 3 to become the current SASN, and the PASCE existing before the PASCE is replaced from the ASTE is placed in control register 7 to become the current SASCE. (The SASN and SASCE are set equal to the old PASN and PASCE, respectively.)

In stacking PROGRAM CALL when bit 135 of the ETE (S) is one, the SASN is replaced by the PASN after the PASN is replaced from the ETE, and the SASCE is replaced by the PASCE after the PASCE is replaced from the ASTE. (The SASN and SASCE are set equal to the new PASN and PASCE, respectively.)

The description in this paragraph applies to use of the subspace-group facility. After the new PASCE has been placed in control register 1 and the new primary-ASTE origin has been placed in control register 5, if (1) the subspace-group-control bit, bit 54, in the PASCE is one, (2) the dispatchable unit is subspace active, and (3) the primary-ASTE origin designates the ASTE for the base space of the dispatchable unit, then bits 0-55 and 58-63 of the PASCE are replaced by the same bits of the ASCE in the ASTE for the subspace in which the dispatchable unit last had control. This replacement occurs before a replacement of the SASCE in control register 7 by the PASCE. details are in "Subspace-Replacement Operations" on page 5-59.

The PC-ss operation is depicted in parts 1 and 4-6 of Figure 10-22 on page 10-65.

PROGRAM CALL Serialization

For both the PC-cp and PC-ss operations, a serialization and checkpoint-synchronization function is performed before the operation begins and again after the operation is completed.

Special Conditions

The basic PROGRAM CALL operation can be performed successfully only when (1) the CPU is in the primary-space mode at the beginning of the operation, (2) the subsystem-linkage control, bit 0 of the linkage-table designation, is one, and (3) the extended-addressing-mode bit, bit 31 of the current PSW, equals the entry-extendedaddressing-mode bit, bit 129 of the entry-table entry. Stacking PROGRAM CALL can be performed successfully only when the CPU is in the primary-space mode or access-register mode at the beginning of the operation and the subsystemlinkage control is one. In addition, PC-ss can be performed successfully only when the ASN-translation control, bit 44 of control register 14, is one. If any of these rules is violated, a special-operation exception is recognized.

A stack-full or stack-specification exception may be recognized during the stacking process.

When, for PC-ss, the primary space-switch-eventcontrol bit, bit 57 of control register 1, is one either before or after the execution of the instruction, a space-switch-event program interruption occurs after the operation is completed. A space-switchevent program interruption also occurs after the completion of a PC-ss operation if a PER event is reported.

The operation is suppressed on all addressing and protection exceptions.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-21 on page 10-63.

Condition Code: The code remains unchanged.

Program Exceptions:

- · Access (fetch or store, except for keycontrolled protection, linkage-stack entry)
- Addressing (linkage-table designation primary ASN-second-table entry; linkage-table entry; entry-table entry; ASN-second-table entry, PC-ss only)
- ASX translation (PC-ss only)
- EX translation
- LX translation
- PC-translation specification
- Privileged operation (AND of AKM and PSW-key mask is zero in the problem state)
- Space-switch event (PC-ss only)
- Special operation
- Stack full (stacking PC only)
- Stack specification (stacking PC only)
- Subspace replacement (PC-ss only)
- Trace

- 1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.
- 7.A Access exceptions for second instruction halfword.
- 7.B Special-operation exception due to DAT being off or the CPU being in secondary-space mode or home-space mode.
- 8.A Trace exceptions.
- 8.B.1 Addressing exception for access to linkage-table designation in primary ASN-second-table entry.
- 8.B.2 Special-operation exception due to subsystem-linkage control in linkage-table designation being zero.
- 8.B.3 LX-translation exception due to linkage-table entry being outside table.
- 8.B.4 Addressing exception for access to linkage-table entry.
- 8.B.5 LX-translation exception due to I bit (bit 0) in linkage-table entry being one.
- 8.B.6 EX-translation exception due to entry-table entry being outside table.
- 8.B.7 Addressing exception for access to entry-table entry.
- 8.B.8 Special-operation exception due to the CPU being in accessregister mode or extended-addressing-mode bit, bit 31 of PSW, not equal to entry-extended-addressing-mode bit, bit 129 of entry-table entry (basic PC only).
- 8.B.9 PC-translation-specification exception due to invalid combination (bits 33-39 not zeros when resulting addressing mode is 24 bit) in entry-table entry.
- 8.B.10 Privileged-operation exception due to zero result from ANDing PSW-key mask and AKM in the problem state.
- 8.B.11 Special-operation exception due to ASN-translation control, bit 44 of control register 14, being zero (PC-ss only).
- 8.B.12 Addressing exception for access to ASN-second-table entry (PC-ss only).
- 8.B.13 ASX-translation exception due to I bit (bit 0) in ASN-second-table entry being one (PC-ss only).

Figure 10-21 (Part 1 of 2). Priority of Execution: PROGRAM CALL

Note: Subspace-replacement exceptions, which are not shown in detail in this figure, can occur with any priority after 8.B.13 and before 9.


8.B.14 Access exceptions (fetch) for entry descriptor of the current linkage-stack entry (stacking PC only).

> **Note:** Exceptions 8.B.15-8.B.20 can occur only if there is not enough remaining free space in the current linkage-stack section.

- 8.B.15 Stack-specification exception due to remaining-free-space value in current linkage-stack entry not being a multiple of
- 8.B.16 Access exceptions (fetch) for second word of the trailer entry of the current section. The entry is presumed to be a trailer entry; its entry-type field is not examined (stacking PC only).
- 8.B.17 Stack-full exception due to forward-section validity bit in the trailer entry being zero (stacking PC only).
- 8.B.18 Access exceptions (fetch) for entry descriptor of the header entry of the next section (stacking PC only). This entry is presumed to be a header entry; its entry-type field is not examined.
- 8.B.19 Stack-specification exception due to not enough remaining free space in the next section (stacking PC only).
- 8.B.20 Access exceptions (store) for second word of the header entry of the next section. If there is no exception, the header is now called the current entry.
- 8.B.21 Access exceptions (store) for entry descriptor of the current entry and for the new state entry (stacking PC only).
- 9. Space-switch event (PC-ss only).

Figure 10-21 (Part 2 of 2). Priority of Execution: PROGRAM CALL

PC-Number Translation



- R: Address is real.
- $\star\colon$ In stacking PC, PC number is placed in linkage stack.
- **: First word and A of ETE are bits 0-32 of EIA if resulting addressing mode is the 64-bit mode.

Figure 10-22 (Part 1 of 6). Execution of PROGRAM CALL

Basic PC-cp and PC-ss in 24- or 31-Bit Addressing Mode




Figure 10-22 (Part 2 of 6). Execution of PROGRAM CALL

Basic PC-cp and PC-ss in 64-Bit Addressing Mode





Figure 10-22 (Part 3 of 6). Execution of PROGRAM CALL


Stacking PC-cp and PC-ss from 24- or 31-Bit Addressing Mode to 64-Bit Mode



*: If PC-ss and S=1, SASN is replaced by new PASN, and SASCE is replaced by new PASCE.

Figure 10-22 (Part 4 of 6). Execution of PROGRAM CALL


Stacking PC-cp and PC-ss from 64-Bit to 24- or 31-Bit Addressing Mode



*: If PC-ss and S=1, SASN is replaced by new PASN, and SASCE is replaced by new PASCE.

Figure 10-22 (Part 5 of 6). Execution of PROGRAM CALL


Operations on ASN-Second-Table Entry for PC-ss



- R: Address is real.
- *: First word and A of ETE are bits 0-32 of EIA if resulting addressing mode is the 64-bit mode.
- **: ASTE is 64 bytes; last 48 bytes are not shown.
- ***: Bits 0-55 and 58-63 of PASCE may be replaced from a subspace ASCE.

Figure 10-22 (Part 6 of 6). Execution of PROGRAM CALL

PROGRAM RETURN



The PSW, except for the PER-mask bit, saved in the last linkage-stack state entry is restored as the current PSW. The PER mask in the current PSW remains unchanged. The contents of general registers 2-14 and access registers 2-14 also are restored from the state entry. When the entrytype code in the entry descriptor of the state entry is 0001101 binary, indicating a program-call state entry, the primary ASN (PASN), secondary ASN (SASN), PSW-key mask (PKM), and extended authorization index (EAX) in the control registers also are restored from the state entry. When the entry-type code is 0001100 binary, indicating a branch state entry, the current PASN, SASN, PKM, and EAX remain unchanged.

The last state entry is located, and information in it is restored, as described in "Unstacking Process" on page 5-75. The state entry is logically deleted from the linkage stack, and the linkage-stack-entry address in control register 15 is replaced by the address of the next preceding state or header entrv. This also is described in "Unstacking Process."

When the state entry is a program-call state entry, it causes a space-switching operation to occur if it contains a PASN that is not equal to the current PASN. When the state entry contains a PASN that is equal to the current PASN, the operation is

called PROGRAM RETURN to current primary (PR-cp); when the state entry contains a PASN that is not equal to the current PASN, the operation is called PROGRAM RETURN with space switching (PR-ss). PASN translation occurs in PR-ss. SASN translation and authorization may occur in either PR-cp or PR-ss. The terms PR-cp and PR-ss do not apply when the state entry is a branch state entry.

Key-controlled protection does not apply to accesses to the linkage stack, but low-address and page protection do apply.

The sections "PASN Translation," "SASN Translation," "SASN Authorization," and "PROGRAM RETURN Serialization" apply only when the unstacked state entry is a program-call state entry. The functions described in those sections are not performed when the state entry is a branch state entry.

PASN Translation

If the new PASN is equal to the old PASN in bit positions 48-63 of control register 4, PASN translation is not performed, and the authorization index (AX), PASN, PASCE, and primary-ASN-second-table-entry (primary-ASTE) origin in the control registers are not changed.

If the new PASN is not equal to the old PASN, the new PASN is translated to locate a 64-byte ASTE. The ASN table-lookup process is described in "ASN Translation" on page 3-18. The exceptions associated with ASN translation are collectively called ASN-translation exceptions. These exceptions and their priority are described in Chapter 6, "Interruptions."

Bits 64-127 of the ASTE are placed in control register 1 as the new PASCE.

Bits 32-47 of the ASTE are placed in bit positions 32-47 of control register 4 as the new AX.

Bits 33-57 of the ASTE address are placed in bit positions 33-57 of control register 5 as the new primary-ASTE origin, and zeros are placed in bit positions 32 and 58-63. Bits 0-31 of this register remain unchanged.

The description in this paragraph applies to use of the subspace-group facility when PASN translation has occurred. If (1) the subspace-group-control bit, bit 54, in the new PASCE is one, (2) the dispatchable unit is subspace active, and (3) the new primary-ASTE origin designates the ASTE for the base space of the dispatchable unit, then bits 0-55 and 58-63 of the new PASCE in control register 1 are replaced by the same bits of the ASCE in the ASTE for the subspace in which the dispatchable unit last had control. This replacement occurs, in the case when the new SASN is equal to the new PASN, before the SASCE is set equal to the PASCE. Further details are in "Subspace-Replacement Operations" page 5-59.

SASN Translation

If the new SASN is equal to the new PASN, the SASCE in control register 7 is set equal to the new PASCE in control register 1. If the new SASN is not equal to the new PASN, the new SASN is translated to locate a 64-byte ASTE. Bits 64-127 of the ASTE are placed in control register 7 as the new SASCE.

SASN Authorization

If the new SASN is not equal to the new PASN, the authority-table origin (ATO) from the ASTE for the new SASN is used as the base for a third table lookup. The new authorization index, bits 32-47 of control register 4, is used, after it has been checked against the authority-table length, as the index to locate the entry in the authority table. The authority-table lookup is described in "ASN Authorization" on page 3-23.

The description in this paragraph applies to use of the subspace-group facility when SASN translation and authorization have occurred. If (1) the subspace-group-control bit, bit 54, in the new SASCE is one, (2) the dispatchable unit is subspace active, and (3) the ASTE origin obtained by SASN translation designates the ASTE for the base space of the dispatchable unit, then bits 0-55 and 58-63 are replaced by the same bits of the ASCE of the ASCE in the ASTE for the subspace in which the dispatchable unit last had control. Further details are in "Subspace-Replacement Operations" on page 5-59.

PROGRAM RETURN Serialization

When the unstacked state entry is a program-call state entry, a serialization and checkpointsynchronization function is performed before the operation begins and again after the operation is completed.

Special Conditions

The instruction can be executed successfully only when the CPU is in the primary-space mode or access-register mode at the beginning of the operation. In addition, the ASN-translation process can be performed, for either the PASN or the SASN, only when the ASN-translation control, bit 44 of control register 14, is one. If either of these rules is violated, a special-operation exception is recognized.

Α stack-empty, stack-operation, stackspecification, or stack-type exception may be recognized during the unstacking process.

When, for PR-ss, the primary space-switch-event control, bit 57 of control register 1, is one either before or after the execution of the instruction, a space-switch-event program interruption occurs after the operation is completed. A space-switchevent program interruption also occurs after the completion of a PR-ss operation if a PER event is reported.

The PSW which is to be loaded by the instruction is not checked for validity before it is loaded. However, after loading, a specification exception is recognized, and a program interruption occurs, if any of bits 0, 2-4, 12, 24-30, and 33-63 of the PSW is a one, if bits 31 and 32 are zero and one, respectively, and bits 64-96 are not all zeros, if bits 31 and 32 are both zero and bits 64-103 are not all zeros, or if bits 31 and 32 are one and zero, respectively. In these cases, the operation is completed, and the resulting instruction-length code is 0. The specification exception, which in this case is listed as a program exception in this instruction, is described in "Early Exception Recognition" on page 6-9. It may be considered as occurring early in the process of preparing to execute the following instruction.

If a space-switch event is indicated and the PSW that was loaded by the instruction is invalid because of a reason described in the preceding paragraph, it is unpredictable whether the resulting instruction-length code is 0 or 1, or 0 or 2 if EXECUTE was used.

The operation is suppressed on all addressing and protection exceptions.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-23 on page 10-73.

Resulting Condition Code: The code is set as specified in the new PSW loaded.

Program Exceptions:

- · Access (fetch and store, except key-controlled protection, linkage-stack entry)
- Addressing (authority-table entry, if SASN translation occurs)
- · ASN translation (if PASN or SASN translation occurs)
- Secondary authority (if SASN translation occurs)
- Space-switch event
- Special operation
- · Specification
- · Stack empty
- Stack operation
- · Stack specification
- · Stack type
- Subspace replacement (if PASN or SASN translation occurs)
- Trace

- 1.-6. Exceptions with the same priority as the priority of programinterruption conditions for the general case.
- 7. Special-operation exception due to DAT being off or the CPU being in secondary-space mode or home-space mode.
- 8.A Trace exceptions.
- 8.B.1 Access exceptions (fetch) for entry descriptor of the current linkage-stack entry.
- 8.B.2 Stack-type exception due to current entry not being a state entry or header entry.
 - **Note:** Exceptions 8.B.3-8.B.7 can occur only if the current entry is a header entry.
- 8.B.3 Stack-operation exception due to unstack-suppression bit in the header entry being one.
- 8.B.4 Access exceptions (fetch) for second word of the header entry.
- 8.B.5 Stack-empty exception due to backward stack-entry validity bit in the header entry being zero.
- 8.B.6 Access exceptions (fetch) for entry descriptor of preceding entry, which is the entry designated by the backward stack-entry address in the current (header) entry.
- 8.B.7 Stack-specification exception due to preceding entry being a header entry.
- 8.B.8 Stack-type exception due to preceding entry not being a state entry.
- 8.B.9 Stack-operation exception due to unstack-suppression bit being one in the state entry.
- 8.B.10 Access exceptions (fetch) for the state entry, and access exceptions (store) for entry descriptor of the entry preceding the state entry.

Figure 10-23 (Part 1 of 2). Priority of Execution: PROGRAM RETURN

Note: Exceptions 8.B.11-8.B.15 and the event 9 can occur only if the state entry is a program-call state entry.

- 8.B.11 Special-operation exception due to the ASN-translation control, bit 54 of control register 14, being zero (if PASN or SASN translation occurs).
- 8.B.12 ASN-translation exceptions (if PASN or SASN translation occurs).


Note: Subspace-replacement exceptions for replacement of bits in either the PASCE or the SASCE, which are not shown in detail in this figure, can occur with any priority after 8.B.12 and before 9.

- 8.B.13 Secondary-authority exception due to authority-table entry being outside table (if SASN translation occurs).
- 8.B.14 Addressing exception for access to authority-table entry (if SASN translation occurs).
- 8.B.15 Secondary-authority exception due to S bit in authoritytable entry being zero (if SASN translation occurs).
- 9. Space-switch event (PR-ss only).
- 10. Specification exception due to any PSW error of the type that causes an immediate interruption.

Figure 10-23 (Part 2 of 2). Priority of Execution: PROGRAM RETURN


Programming Note: Because PROGRAM CALL cannot be executed successfully in the secondarymode, space or home-space **PROGRAM** RETURN is not intended to load a PSW specifying one of these translation modes. **PROGRAM** SET **ADDRESS** RETURN, unlike SPACE CONTROL and SET ADDRESS SPACE CONTROL FAST, does not recognize a spaceswitch event because of loading a PSW that specifies the home-space mode.

PROGRAM TRANSFER



The contents of general register R1 are used as the new values for the PSW-key mask, the PASN, and the SASN. The contents of general register R2 are used as the new values for the problemstate bit, basic-addressing-mode bit, and instruction address in the current PSW.

General registers R₁ and R₂ have the following format:



When the contents of bit positions 48-63 of general register R1 are equal to the current PASN, the operation is called PROGRAM TRANSFER to current primary (PT-cp); when the fields are not equal, the operation is called PROGRAM TRANSFER with space switching (PT-ss).

The contents of general register R2 are used to update the problem-state bit and the instruction address in the current PSW and, in the 24-bit or 31-bit addressing mode, also the basic-addressing-mode bit in the current PSW. Bit 63 of general register R₂ is placed in the problem-state bit position, PSW bit position 15, unless the operation would cause PSW bit 15 to change from one to zero (problem state to supervisor state). If such a change would occur, a privileged-operation exception is recognized.

In the 24-bit or 31-bit addressing mode, bit 32 of general register R_2 replaces the basic-addressing-mode bit, bit 32 of the current PSW, and bits 33-62 of the register, with one rightmost zero appended, replace bits 33-63 of the instruction address in the PSW, bits 97-127 of the PSW. In the 64-bit addressing mode, bits 0-62 of general register R_2 , with one rightmost zero appended, replace the instruction address, and the basic-addressing-mode bit remains unchanged.

Bits 32-47 of general register R₁ are ANDed with the PSW-key mask, bits 32-47 of control register 3, and the result replaces the PSW-key mask. Bits 0-31 of general register R₁ are ignored.

In both the PT-ss and PT-cp operations, the ASN specified by bits 48-63 of general register R_1 replaces the SASN in control register 3, and the SASCE in control register 7 is replaced by the final contents of control register 1.

PROGRAM TRANSFER to Current Primary (PT-cp)

The PROGRAM TRANSFER to current primary (PT-cp) operation is depicted in part 1 of Figure 10-25 on page 10-78. The PT-cp operation is completed when the common portion of the PROGRAM TRANSFER operation, described above, is completed. The authorization index, PASN, primary ASCE, and contents of control register 5 (primary-ASN-second-table-entry origin) are not changed by PT-cp.

PROGRAM TRANSFER with Space Switching (PT-ss)

If the ASN in bit positions 48-63 of general register R₁ is not equal to the current PASN, a PROGRAM TRANSFER with space switching (PT-ss) operation is specified, and the ASN is translated by means of a two-level table lookup.

The PT-ss operation is depicted in parts 1 and 2 of Figure 10-25 on page 10-78. The PT-ss operation is completed as follows.

For a PT-ss, the contents of bit positions 48-63 of general register R₁ are used as an ASN, which is translated by means of a two-level table lookup.

Bits 48-57 of general register R₁ are a 10-bit AFX which is used to select an entry from the ASN first table. Bits 58-63 are a six-bit ASX which is used to select an entry from the ASN second table. The ASN table-lookup process is described in "ASN Translation" on page 3-18. The exceptions associated with ASN translation are collectively called "ASN-translation exceptions." These exceptions and their priority are described in Chapter 6, "Interruptions."

The authority-table origin from the ASN-second-table entry (ASTE) is used as the base for a third table lookup. The current authorization index, bits 32-47 of control register 4, is used, after it has been checked against the authority-table length, as the index to locate the entry in the authority table. The authority-table lookup is described in "ASN Authorization" on page 3-23.

The PT-ss operation is completed by placing bits 64-127 of the ASTE in control register 1 as the new PASCE and in control register 7 as the new SASCE. The contents of bit positions 32-47 of the ASTE replace the authorization index in bit positions 32-47 of control register 4. Bits 33-57 of the ASTE address are placed in bit positions 33-57 of control register 5 as the new primary-ASTE origin, and zeros are placed in bit positions 32 and 58-63. Bits 0-31 of this register remain unchanged. The ASN, bits 48-63 of general register R₁, replaces the SASN and PASN in bit positions 48-63 of control registers 3 and 4.

The description in this paragraph applies to use of the subspace-group facility. After the new PASCE has been placed in control register 1 and the new primary-ASTE origin has been placed in control register 5, if (1) the subspace-group-control bit, bit 54, in the PASCE is one, (2) the dispatchable unit is subspace active, and (3) the primary-ASTE origin designates the ASTE for the base space of the dispatchable unit, then bits 0-55 and 58-63 of the PASCE in control register 1 are replaced by the same bits of the ASCE in the ASTE for the

subspace in which the dispatchable unit last had This replacement occurs before a control. replacement of the SASCE in control register 7 by the PASCE. Further details are in "Subspace-Replacement Operations" on page 5-59.

PROGRAM TRANSFER Serialization

For both the PT-cp and PT-ss operations, a serialization and checkpoint-synchronization function is performed before the operation begins and again after the operation is completed.

Special Conditions

The instruction can be executed only when the CPU is in the primary-space mode and the subsystem-linkage control, bit 0 of the linkagetable designation, is one. If the CPU is in the real mode, secondary-space mode, access-register mode, or home-space mode, or if the subsystemlinkage control is zero, a special-operation exception is recognized.

Bit 63 of general register R2 is placed in the problem-state bit position, PSW bit position 15, unless the operation would cause PSW bit 15 to change from one to zero (problem state to supervisor state). If such a change would occur, a privileged-operation exception is recognized.

In the 24-bit or 31-bit addressing mode, the instruction is completed only if bits 32-39 of general register R2 specify a valid combination of PSW bits 32 and 97-103. If bit 32 of general register R2 is zero and bits 33-39 are not all zeros, a specification exception is recognized.

In addition to the above requirements, when a PT-ss instruction is specified, the ASN-translation control, bit 44 of control register 14, must be one; otherwise, a special-operation exception is recognized.

When, for PT-ss, the primary space-switch-eventcontrol bit, bit 57 of register 1, is one either before or after the execution of the instruction, a spaceswitch-event program interruption occurs after the operation is completed. A space-switch-event program interruption also occurs after the completion of a PT-ss operation if a PER event is reported.

The operation is suppressed on all addressing exceptions.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-24 on page 10-77.

Condition Code: The code remains unchanged.

Program Exceptions:

- Addressing (linkage-table designation primary ASN-second-table entry; authoritytable entry, PT-ss only)
- ASN translation (PT-ss only)
- Primary authority (PT-ss only)
- · Privileged operation (attempt to set the supervisor state when in the problem state)
- Space-switch event (PT-ss only)
- Special operation
- Specification
- Subspace replacement (PT-ss only)
- Trace

- 1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.
- 7.A Access exceptions for second instruction halfword.
- 7.B Special-operation exception due to DAT being off or the CPU being in secondary-space mode, access-register mode, or homespace mode.
- 8.A Trace exceptions.
- 8.B.1 Addressing exception for access to linkage-table designation in primary ASN-second-table entry.
- 8.B.2 Special-operation exception due to subsystem-linkage control in linkage-table designation being zero.
- 8.B.3 Privileged-operation exception due to attempt to set the supervisor state when in the problem state.
- 8.B.4 Specification exception due to invalid combination (bit 32 is zero and bits 33-39 not zeros) in general register R₂ in 24-bit or 31-bit addressing mode.
- 8.B.5 Special-operation exception due to the ASN-translation control, bit 44 of control register 14, being zero (PT-ss only).
- 8.B.6 ASN-translation exceptions (PT-ss only).

Note: Subspace-replacement exceptions, which are not shown in detail in this figure, can occur with any priority after 8.B.6 and before 9.

- 8.B.7 Primary-authority exception due to authority-table entry being outside table (PT-ss only).
- 8.B.8 Addressing exception for access to authority-table entry (PT-ss only).
- 8.B.9 Primary-authority exception due to P bit in authority-table entry being zero (PT-ss only).
- 9. Space-switch event (PT-ss only).

Figure 10-24. Priority of Execution: PROGRAM TRANSFER

Programming Notes:

- The operation of PROGRAM TRANSFER (PT) is such that it may be used to restore the CPU to the state saved by a previous basic PROGRAM CALL operation. This restoration is accomplished by issuing PT 3,14. Though general registers 3 and 14 are not restored to their original values, the PASN, PSW-key mask, problem-state bit, and instruction address are restored, and the authorization index, PASCE, and primary-ASN-second-table-entry origin are made consistent with the restored PASN. In
- the 24-bit or 31-bit addressing mode, the basic-addressing-mode bit also is restored.
- 2. With proper authority, and while executing in a common area, PROGRAM TRANSFER may be used to change the primary address space to any desired space. The secondary address space is also changed to be the same as the new primary address space.
- 3. Unlike the RR-format branch instructions, a value of zero in the R₂ field for PROGRAM TRANSFER designates general register 0, and branching occurs.

PT-cp and PT-ss





Figure 10-25 (Part 1 of 2). Execution of PROGRAM TRANSFER

PT-ss




- R: Address is real.
- *: ASTE is 64 bytes; last 48 bytes are not shown.
 **: Bits 0-55 and 58-63 of PASCE and SASCE may be replaced from a subspace ASCE.

Figure 10-25 (Part 2 of 2). Execution of PROGRAM TRANSFER

PURGE ALB

PALB [RRE]



The ART-lookaside buffer (ALB) of this CPU is cleared of entries. No change is made to the contents of addressable storage or registers.

The ALB appears cleared of its original contents beginning with the execution of the next sequential instruction. The operation is not signaled to any other CPU.

A serialization function is performed.


Condition Code: The code remains unchanged.

Program Exceptions:

· Privileged operation

PURGE TLB

PTLB [8]



The translation-lookaside buffer (TLB) of this CPU is cleared of entries. No change is made to the contents of addressable storage or registers.

The TLB appears cleared of its original contents beginning with the fetching of the next sequential instruction. The operation is not signaled to any other CPU.

A serialization function is performed.


Condition Code: The code remains unchanged.

Program Exceptions:

Privileged operation

RESET REFERENCE BIT **EXTENDED**

RRBE [RRE] R1,R2



The reference bit in the storage key for the 4K-byte block that is addressed by the contents of general register R2 is set to zero. The contents of general register R1 are ignored.

In the 24-bit addressing mode, bits 40-51 of general register R2 designate a 4K-byte block in real storage, and bits 0-39 and 52-63 of the register are ignored. In the 31-bit addressing mode, bits 33-51 of general register R2 designate a 4K-byte block in real storage, and bits 0-32 and 52-63 of the register are ignored. In the 64-bit addressing mode, bits 0-51 of general register R2 designate a 4K-byte block in real storage, and bits 52-63 of the register are ignored.

Because it is a real address, the address designating the storage block is not subject to dynamic address translation. The reference to the storage key is not subject to a protection exception.

The remaining bits of the storage key, including the change bit, are not affected.

The condition code is set to reflect the state of the reference and change bits before the reference bit is set to zero.

Resulting Condition Code:

- 0 Reference bit zero; change bit zero
- 1 Reference bit zero; change bit one
- 2 Reference bit one; change bit zero
- 3 Reference bit one; change bit one

Program Exceptions:


- · Addressing (address specified by general register R₂)
- · Privileged operation

RESUME PROGRAM

Certain contents of the current PSW and of access register and general register B_2 are replaced from three or four corresponding fields in the second operand. The size of the PSW field in the second operand, the size or number of general-register fields in the second operand, and the offsets of the fields in the second operand are specified in a parameter list that immediately follows the instruction in the instruction address space.

I The instruction address space is the address space from which instructions are fetched. It is composed of real addresses if DAT is off.

The first 64 bits of the parameter list have the following format:



When bits 14 (R) and 15 (D) of the parameter list are both one, the list is an additional 16 bits in length, as follows:

Bit 13 of the parameter list (P) specifies the size of the PSW field in the second operand. The field is eight bytes if bit 13 is zero or 16 bytes if bit 13 is one.


Bits 14 and 15 of the parameter list (R and D) provide specifications about one or two general-register fields in the second operand, as follows:

- When bit 14 is zero, then bit 15 is ignored, the general-register field 1 in the second operand is four bytes, from which bits 32-63 of general register B₂ will be replaced, there is not a general-register field 2 in the second operand, and bits 0-31 of general register B₂ will remain unchanged.
- When bit 14 is one and bit 15 is zero, then the general-register field 1 is eight bytes, from which bits 0-63 of general register B₂ will be replaced, and there is not a general-register field 2.
- When bits 14 and 15 are both one, then the general-register fields 1 and 2 are both four bytes, bits 32-63 of general register B₂ will be replaced from field 1, and bits 0-31 of the register will be replaced from field 2. (The letter "D" stands for disjoint.)


Bits 16-31 of the parameter list are an unsigned binary integer that is the offset in bytes from the beginning of the second operand to a field that has the format of an eight-byte or 16-byte PSW, depending on bit 13, and from which fields in the current PSW will be replaced. Bits 32-47 similarly are an offset to a four-byte field from which the contents of access register B_2 will be replaced. Bits 48-63 similarly are an offset to a four-byte or eight-byte field, depending on bits 14 and 15, from which bits 32-63 or 0-63, respectively, of general register B_2 will be replaced. If bits 64-79 of the parameter list exist, they similarly are an offset to a four-byte field from which bits 0-31 of general register B_2 will be replaced.

Bits 0-12 of the parameter list must be zeros; otherwise, a specification exception is recognized.

An eight-byte second-operand PSW field has the ESA/390 PSW format, as follows:



A 16-byte second-operand PSW field has the z/Architecture PSW format, as follows:



Fields in the current PSW are replaced from the corresponding fields in the PSW field in the second operand. The PSW fields that are replaced are as follows:

PSW Bits	Field Name
16 and 17 18 and 19 20-23 31 32 64-127	Address-space control (AS) Condition code (CC) Program mask Extended addressing mode (EA) Basic addressing mode (BA) Instruction address

The remaining fields in the PSW field in the second operand are ignored. Specifically, there is no test for whether bit 12 is one in an eight-byte PSW or zero in a 16-byte PSW. There is also no test for whether bit 31 is zero in an eight-byte PSW.

Unassigned fields in the PSW may be assigned in the future and may then be among those restored by RESUME PROGRAM. Therefore, these fields in the PSW field in the second operand should contain zeros; otherwise, the program may not operate compatibly in the future.

When PSW bits 64-127 are replaced from an eight-byte PSW field in the second operand, they are replaced with bits 33-63 of the field, with 33 zeros appended on the left.

The fields in the second operand are fetched before the contents of access register B2 and general register B2 are changed.

When RESUME PROGRAM is the target of an EXECUTE instruction, the parameter list immediately follows the RESUME PROGRAM instruction, not the EXECUTE instruction.

The references to the parameter list are storageoperand fetches, not instruction fetches.

Special Conditions

The instruction is completed only if the bits 31, 32, and 64-127 that are to be placed in the current PSW are valid for placement in the PSW. If bits 31 and 32 are both zero and bits 64-103 are not all zeros, if bits 31 and 32 are zero and one, respectively, and bits 64-96 are not all zeros, if bits 31 and 32 are one and zero, respectively, or if bit 127 is one, a specification exception is recognized.

The CPU must be in the supervisor state when the operation is to set the home-space mode; otherwise, a privileged-operation exception is recognized. When DAT is off, the values of bits 16 and 17 of the PSW field in the second operand are not tested.

When the CPU is in the home-space mode either before or after the operation, but not both before and after the operation, a space-switch-event program interruption occurs after the operation is completed if any of the following is true: (1) the primary space-switch-event control, bit 57 of the primary address-space-control element (ASCE) in control register 1, is one; (2) the home spaceswitch-event control, bit 57 of the home ASCE in control register 13, is one; or (3) a PER event is to be indicated.

The operation is suppressed on all addressing and protection exceptions.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-26 on page 10-83.

Resulting Condition Code: The code is set as specified by the new condition code loaded.

Program Exceptions:

- Access (fetch, parameter list and operand 2)
- · Privileged operation (attempt to set the homespace mode when in the problem state)
- Space-switch event


- Specification
- Trace

Programming Notes:

- As described in "Instruction Fetching" on page 5-81, the bytes of an instruction may be fetched piecemeal, and the instruction may be fetched multiple times for a single execution. Therefore, the results are unpredictable when instructions are fetched for execution from storage that is being changed by another CPU or a channel program. This warning is particularly applicable when RESUME PROGRAM
- is the target of EXECUTE since the EXECUTE instruction may be refetched in order to generate, from its B, X, and D fields, the address of the parameter list used by RESUME PROGRAM. If EXECUTE is refetched, there is not necessarily a test for whether storage still contains either the EXECUTE instruction or the RESUME PROGRAM instruction.
- 2. The storage-operand references for RESUME PROGRAM may be multiple-access references. (See "Storage-Operand Consistency" on page 5-86.)
- 1.-6. Exceptions with the same priority as the priority of programinterruption conditions for the general case.
- 7. Access exceptions for second instruction halfword.
- 8.A Trace exceptions.
- 8.B.1 Access exceptions for bits 0-63 of parameter list.
- 8.B.2 Specification exception due to bits 0-12 of parameter list not being all zeros.
- 8.B.3 Access exceptions for bits 64-79 of parameter list, if these bits exist.
- 8.B.4 Access exceptions for second operand.
- 8.B.5 Privileged-operation exception due to attempt to set the home-space mode when in the problem state.
- 8.B.6 Specification exception due to invalid values in bit positions 31, 32, and 64-127 of PSW in second operand.
- 9. Space-switch event.


Figure 10-26. Priority of Execution: RESUME PROGRAM

SAC $D_2(B_2)$ [S]



SET ADDRESS SPACE CONTROL FAST


SACF D₂(B₂) [S]



Bits 52-55 of the second-operand address are used as a code to set the address-space-control bits in the PSW. The second-operand address is not used to address data; instead, bits 52-55 form the code. Bits 0-51 and 56-63 of the second-

operand address are ignored. Bits 52 and 53 of the second-operand address must be zeros; otherwise, a specification exception is recognized.

The following figure summarizes the operation of SET ADDRESS SPACE CONTROL and SET ADDRESS SPACE CONTROL FAST:



The CPU must be in the supervisor state when the operation is to set the home-space mode; otherwise, a privileged-operation exception is recognized.

For SET ADDRESS SPACE CONTROL, a serialization and checkpoint-synchronization function is performed before the operation begins and again after the operation is completed. This function is not performed for SET ADDRESS SPACE CONTROL FAST.

Special Conditions

For SET ADDRESS SPACE CONTROL, the operation is performed only when the secondary-space control, bit 37 of control register 0, is one and DAT is on. When either the secondary-space control is zero or DAT is off, a special-operation exception is recognized. The same rules apply also to SET ADDRESS SPACE CONTROL FAST, except that whether the secondary-space control is tested is unpredictable.

When the CPU is in the home-space mode either before or after the operation, but not both before and after the operation, a space-switch-event program interruption occurs after the operation is completed if any of the following is true: (1) the primary space-switch-event control, bit 57 of the primary address-space-control element (ASCE) in control register 1, is one; (2) the home spaceswitch-event control, bit 57 of the home ASCE in control register 13, is one; or (3) a PER event is to be indicated.

The priority of recognition of program exceptions for the instructions is shown in Figure 10-27.

Condition Code: The code remains unchanged.

Program Exceptions:

- · Privileged operation (attempt to set the homespace mode in the problem state)
- Space-switch event
- Special operation
- Specification
- 1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.
- 7.A Access exceptions for second instruction halfword.
- 7.B Special-operation exception due to DAT being off.
- 7.C Special-operation exception due to the secondary-space control, bit 37 of control register 0, being zero. be omitted for SET ADDRESS SPACE CONTROL FAST.
- Privileged-operation exception due to attempt to set home-space mode when in problem state.
- 9. Specification exception due to nonzero value in bit positions 52 and 53 of second-operand address.
- 10. Space-switch event.

Figure 10-27. Priority of Execution: SET ADDRESS SPACE CONTROL and SET ADDRESS SPACE CONTROL FAST

Programming Notes:

1. SET ADDRESS SPACE CONTROL and SET ADDRESS SPACE CONTROL FAST are defined in such a way that the mode to be set can be placed directly in the displacement field of the instruction or can be specified from the same bit positions of a general register as those in which the mode is saved by INSERT ADDRESS SPACE CONTROL.

- SET ADDRESS SPACE CONTROL FAST may provide better performance than SET ADDRESS SPACE CONTROL, depending on the model.
- 3. Because SET ADDRESS SPACE CONTROL FAST does not perform the serialization function, it does not cause copies of prefetched instructions to be discarded. To ensure predictable results after SET ADDRESS SPACE CONTROL FAST is used to switch to or from the home-space mode, the program must cause prefetched instructions to be discarded before an instruction is executed in a location that does not contain the same instruction in both the primary and home address spaces. operations cause that prefetched instructions to be discarded are described in "Instruction Fetching" on page 5-81.
- 4. If a program stores into the instruction stream at a location following a subsequent SET ADDRESS SPACE CONTROL FAST instruction, and the SET ADDRESS SPACE CONTROL FAST instruction changes the translation mode either from or to either the access-register mode or the home-space mode, a copy of a prefetched instruction may be executed instead of the value that was stored. To avoid this situation, either SET ADDRESS SPACE CONTROL must be used instead of SET ADDRESS SPACE CONTROL FAST or some other means must be used to cause prefetched instructions to be discarded after the conceptual store occurs.

SET CLOCK

SCK D₂ (B₂) [S]

'B204' B₂ D₂

0 16 20 31

The current value of the TOD clock is replaced by the contents of the doubleword designated by the second-operand address, and the clock enters the stopped state.

The doubleword operand replaces the contents of the clock, as determined by the resolution of the clock. Only those bits of the operand are set in the clock that correspond to the bit positions which are updated by the clock; the contents of the remaining rightmost bit positions of the operand are ignored and are not preserved in the clock. In some models, starting at or to the right of bit position 52, the rightmost bits of the second operand are ignored, and the corresponding positions of the clock which are implemented are set to zeros. Zeros are also placed in positions to the right of bit position 63 of the clock.

After the clock value is set, the clock enters the stopped state. The clock leaves the stopped state to enter the set state and resume incrementing under control of the TOD-clock-sync control, bit 34 of control register 0, of the CPU which most recently caused the clock to enter the stopped state. When the bit is zero, the clock enters the set state at the completion of the instruction. When the bit is one, the clock remains in the stopped state until the bit is set to zero or until another CPU executes a SET CLOCK instruction affecting the clock. If an external time reference (ETR) is installed, a signal from the ETR may be used to set the set state from the stopped state.

The value of the clock is changed and the clock is placed in the stopped state only if the manual TOD-clock control of any CPU in the configuration is set to the enable-set position or the TOD-clock-control-override control, bit 42 of control register 14, is one. If the TOD-clock control of all CPUs is set to the secure position and the TOD-clock-control-override control is zero, the value and state of the clock are not changed. Whether the clock is set or remains unchanged is distinguished by condition codes 0 and 1, respectively.

When the clock is not operational, the value and state of the clock are not changed, regardless of the settings of the TOD-clock control and the TOD-clock-control-override control, and condition code 3 is set.

Special Conditions

The operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.


Resulting Condition Code:

- 0 Clock value set
- 1 Clock value secure
- 2 -
- 3 Clock in not-operational state

Program Exceptions:

- Access (fetch, operand 2)
- · Privileged operation
- Specification

SET CLOCK COMPARATOR



The current value of the clock comparator is replaced by the contents of the doubleword designated by the second-operand address.

Only those bits of the operand are set in the clock comparator that correspond to the bit positions to be compared with the TOD clock; the contents of the remaining rightmost bit positions of the operand are ignored and are not preserved in the clock comparator.

Special Conditions

The operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.

The operation is suppressed on all addressing and protection exceptions.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2)
- Privileged operation
- Specification

SET CLOCK PROGRAMMABLE **FIELD**

SCKPF [E] '0107'

0 15

Bits 48-63 of general register 0 are placed in bit positions 16-31 of the TOD programmable register. Zeros are placed in bit positions 0-15 of the TOD programmable register.

Special Conditions

Bits 32-47 of general register 0 must be zeros; otherwise, a specification exception is recognized. Bits 0-31 of general register 0 are ignored.


Condition Code: The code remains unchanged.


Program Exceptions:

- Privileged operation
- Specification

Programming Note: The values in the TOD programmable registers of a configuration should be the same and should be unique within a multiple-configuration system.

SET CPU TIMER





The current value of the CPU timer is replaced by the contents of the doubleword designated by the second-operand address.

Only those bits of the operand are set in the CPU timer that correspond to the bit positions to be updated; the contents of the remaining rightmost bit positions of the operand are ignored and are not preserved in the CPU timer.

Special Conditions

The operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.


The operation is suppressed on all addressing and protection exceptions.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2)
- Privileged operation
- Specification

SET PREFIX



The contents of bit positions 33-50 of the prefix register are replaced by the contents of bit positions 1-18 of the word at the location designated by the second-operand address. The ART-lookaside buffer (ALB) and translation-lookaside buffer (TLB) of this CPU are cleared of entries.

After the second operand is fetched, the value is tested for validity before it is used to replace the contents of the prefix register. Bits 1-18 of the operand with 13 zeros appended on the right and 33 zeros appended on the left are used as an absolute address of the 8K-byte new prefix area in This address is treated as a 64-bit address regardless of the addressing mode specified by the current PSW. The two 4K-byte blocks within the new prefix area are accessed; if either is not available in the configuration, an addressing exception is recognized, and the operation is suppressed. The accesses to the blocks are not subject to protection; however, the accesses may cause the reference bits for the blocks to be set to ones.

If the operation is completed, the new prefix is used for any interruptions following the execution of the instruction and for the execution of subsequent instructions. The contents of bit positions 0 and 19-31 of the second operand are ignored.

The ART-lookaside buffer (ALB) and translation-lookaside buffer (TLB) are cleared of entries. The ALB and TLB appear cleared of their original contents, beginning with the fetching of the next sequential instruction.

A serialization function is performed before or after the second operand is fetched and again after the operation is completed.

Special Conditions

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.

The operation is suppressed on all addressing and protection exceptions.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2)
- Addressing (new prefix area)
- Privileged operation
- Specification

SET PSW KEY FROM ADDRESS



The four-bit PSW key, bits 8-11 of the current PSW, is replaced by bits 56-59 of the second-operand address.

The second-operand address is not used to address data; instead, bits 56-59 of the address form the new PSW key. Bits 0-55 and 60-63 of the second-operand address are ignored.

Special Conditions

In the problem state, the execution of the instruction is subject to control by the PSW-key mask in control register 3. When the bit in the PSW-key mask corresponding to the PSW-key value to be set is one, the instruction is executed successfully. When the selected bit in the PSW-key mask is zero, a privileged-operation exception is recognized. In the supervisor state, any value for the PSW key is valid.

Condition Code: The code remains unchanged.

Program Exceptions:

 Privileged operation (selected PSW-key-mask bit is zero in the problem state)

Programming Notes:

- 1. The format of SET PSW KEY FROM ADDRESS permits the program to set the PSW key either from the general register designated by the B2 field or from the D2 field in the instruction itself.
- 2. When one program requests another program to access a location designated by the requesting program, SET PSW KEY FROM ADDRESS can be used by the called program to verify that the requesting program is authorized to make this access, provided the storage location of the called program is not protected against fetching. The called program can perform the verification by replacing the PSW key with the requesting-program PSW key before making the access and subsequently restoring the called-program PSW key to its original value. Caution must be exercised, however, in handling any resulting protection exceptions since such exceptions may cause the operation to be terminated. See TEST PROTECTION and the associated programming notes for an alternative approach to the testing of addresses passed by a calling program.

SET SECONDARY ASN

SSAR R₁ [RRE]

	'B225'	///////	R1	///	//
0		16	24	28	<u> </u>

The ASN specified in bit positions 48-63 of general register R1 replaces the secondary ASN in control register 3, and the address-spacecontrol element corresponding to that ASN replaces the SASCE in control register 7.

The contents of bit positions 48-63 of general register R1 are called the new ASN. The contents of bit positions 0-47 of the register are ignored.

First the new ASN is compared with the current PASN. If the new ASN is equal to the PASN, the operation is called SET SECONDARY ASN to current primary (SSAR-cp). If the new ASN is not equal to the current PASN, the operation is called SET SECONDARY ASN with space switching (SSAR-ss). The SSAR-cp and SSAR-ss oper-

Figure 10-29 ations are depicted on page 10-90.

SET SECONDARY ASN to Current Primary (SSAR-cp)

The new ASN replaces the SASN, bits 48-63 of control register 3; the PASCE in control register 1 replaces the SASCE in control register 7; and the operation is completed.

SET SECONDARY ASN with Space Switching (SSAR-ss)

The new ASN is translated by means of the ASN translation tables, and then the current authorization index, bits 32-47 of control register 4, is used to test whether the program is authorized to use the specified ASN.

The new ASN is translated by means of a twolevel table lookup. Bits 0-9 of the new ASN (bits 48-57 of the register) are a 10-bit AFX which is used to select an entry from the ASN first table. Bits 10-15 of the new ASN (bits 58-63 of the register) are a six-bit ASX which is used to select an entry from the ASN second table. The two-level lookup is described in "ASN Translation" on page 3-18. The exceptions associated with ASN translation are collectively called "ASN-translation exceptions." These exceptions and their priority are described in Chapter 6, "Interruptions."

The ASN-second-table entry (ASTE) obtained as a result of the second lookup contains the addressspace-control element and the authority-table origin and length associated with the ASN.

The authority-table origin from the ASTE is used as a base for a third table lookup. The current authorization index, bits 32-47 of control register 4, is used, after it has been checked against the authority-table length, as the index to locate the entry in the authority table. The authority-table lookup is described in "ASN Authorization" on page 3-23.

The new ASN, bits 48-63 of general register R₁, replaces the SASN, bits 48-63 of control register The address-space-control element in the ASTE replaces the SASCE in control register 7.

The description in this paragraph applies to use of the subspace-group facility. After the new SASCE

has been placed in control register 7, if (1) the subspace-group-control bit, bit 54, in the SASCE is one, (2) the dispatchable unit is subspace active, and (3) the ASTE obtained by ASN translation is the ASTE for the base space of the dispatchable unit, then bits 0-55 and 58-63 of the SASCE are replaced by the same bits of the ASCE in the ASTE for the subspace in which the dispatchable unit last had control. Further details are in "Subspace-Replacement Operations" on page 5-59.

SET SECONDARY ASN Serialization

For both the SSAR-cp and SSAR-ss operations, a serialization and checkpoint-synchronization function is performed before the operation begins and again after the operation is completed.

Special Conditions

The operation is performed only when the ASN-translation control, bit 44 of control register 14, is one and DAT is on. When either the ASN-translation-control bit is zero or DAT is off, a special-operation exception is recognized.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-28.

Condition Code: The code remains unchanged.


Program Exceptions:

- Addressing (authority-table entry, SSAR-ss only)
- ASN translation (SSAR-ss only)
- Secondary authority (SSAR-ss only)
- Special operation
- Subspace replacement (SSAR-ss only)
- Trace
- 1.-6. Exceptions with the same priority as the priority of programinterruption conditions for the general case.
- 7.A Access exceptions for second instruction halfword.
- 7.B Special-operation exception due to DAT being off, or the ASN-translation control, bit 44 of control register 14, being zero.
- 8.A Trace exceptions.
- 8.B.1 ASN-translation exceptions (SSAR-ss only).

Note: Subspace-replacement exceptions, which are not shown in detail in this figure, can occur with any priority after 8.B.1.

- 8.B.2 Secondary-authority exception due to authority-table entry being outside table (SSAR-ss only).
- 8.B.3 Addressing exception for access to authority-table entry (SSAR-ss only).
- 8.B.4 Secondary-authority exception due to S bit in authority-table entry being zero (SSAR-ss only).

Figure 10-28. Priority of Execution: SET SECONDARY ASN




subspace ASCE.

Figure 10-29. Execution of SET SECONDARY ASN

SET STORAGE KEY EXTENDED

SSKE R1,R2 [RRE]



The storage key for the 4K-byte block that is addressed by the contents of general register R₂ is replaced by bits from general register R₁.

In the 24-bit addressing mode, bits 40-51 of general register R_2 designate a 4K-byte block in real storage, and bits 0-39 and 52-63 of the register are ignored. In the 31-bit addressing mode, bits 33-51 of general register R_2 designate a 4K-byte block in real storage, and bits 0-32 and 52-63 of the register are ignored. In the 64-bit addressing mode, bits 0-51 of general register R_2 designate a 4K-byte block in real storage, and bits 52-63 of the register are ignored.

Because it is a real address, the address designating the storage block is not subject to dynamic address translation. The reference to the storage key is not subject to a protection exception.

The new seven-bit storage-key value is obtained from bit positions 56-62 of general register R_1 . The contents of bit positions 0-55 and 63 of the register are ignored.

A serialization and checkpoint-synchronization function is performed before the operation begins and again after the operation is completed.


Condition Code: The code remains unchanged.

Program Exceptions:

- Addressing (address specified by general register R₂)
- Privileged operation

SET SYSTEM MASK

SSM $D_2(B_2)$ [S]



Bits 0-7 of the current PSW are replaced by the byte at the location designated by the second-operand address.

Special Conditions

When the SSM-suppression-control bit, bit 33 of control register 0, is one and the CPU is in the supervisor state, a special-operation exception is recognized.

The value to be loaded into the PSW is not checked for validity before loading. However, immediately after loading, a specification exception is recognized, and a program interruption occurs, if the contents of bit positions 0 and 2-4 of the PSW are not all zeros. In this case, the instruction is completed, and the instruction-length code is set to 2. The specification exception, which is listed as a program exception for this instruction, is described in "Early Exception Recognition" on page 6-9. This exception may be considered as caused by execution of this instruction or as occurring early in the process of preparing to execute the subsequent instruction.

The operation is suppressed on all addressing and protection exceptions.


Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2)
- Privileged operation
- Special operation
- Specification

SIGNAL PROCESSOR

SIGP $R_1,R_3,D_2(B_2)$ [RS]



An eight-bit order code and, if called for, a 32-bit parameter are transmitted to the CPU designated by the CPU address contained in the third operand. The result is indicated by the condition code and may be detailed by status assembled in bit positions 32-63 of the first-operand location.


The second-operand address is not used to address data: instead, bits 56-63 of the address contain the eight-bit order code. Bits 0-55 of the second-operand address are ignored. The order code specifies the function to be performed by the addressed CPU. The assignment and definition of order codes appear in "CPU Signaling and Response" on page 4-49.

The 16-bit binary number contained in bit positions 48-63 of general register R₃ forms the CPU address. Bits 0-47 of the register are ignored. When the specified order is the set-architecture order, the CPU address is ignored; all other CPUs in the configuration are considered to be addressed.


The general register containing the 32-bit parameter in bit positions 32-63 is R1 or R1+1, whichever is the odd-numbered register. It depends on the order code whether a parameter is provided and for what purpose it is used.

The operands just described have the following formats:


General register designated by R₁:



General register designated by R₁ or R₁ + 1, whichever is the odd-numbered register:



General register designated by R₃:



Second-operand address:



A serialization function is performed before the operation begins and again after the operation is completed.

When the order code is accepted and no nonzero status is returned, condition code 0 is set. When status information is generated by this CPU or returned by the addressed CPU, the status is placed in bit positions 32-63 of general register R₁, bits 0-31 of the register remain unchanged, and condition code 1 is set.

When the access path to the addressed CPU is busy, or the addressed CPU is operational but in a state where it cannot respond to the order code, condition code 2 is set.

When the addressed CPU is not operational (that is, it is not provided in the installation, it is not in the configuration, it is in any of certain customerengineer test modes, or its power is off), condition code 3 is set.

Resulting Condition Code:

- Order code accepted
- Status stored 1
- 2 Busy
- Not operational

Program Exceptions:

Privileged operation

Programming Notes:


- 1. A more detailed discussion of the conditioncode settings for SIGNAL PROCESSOR is contained in "CPU Signaling and Response" on page 4-49.
- 2. To ensure that presently written programs will be executed properly when new facilities using additional bits are installed, only zeros should appear in the unused bit positions of the second-operand address and in bit positions 32-47 of general register R₃.
- 3. Certain SIGNAL PROCESSOR orders are provided with the expectation that they will be used primarily in special circumstances. Such orders may be implemented with the aid of an auxiliary maintenance or service processor, and, thus, the execution time may take several seconds. Unless all of the functions provided by the order are required, combinations of other orders, in conjunction with appropriate programming support, can be expected to provide a specific function more rapidly. The emergency-signal, external-call,

and sense orders are the only orders which are intended for frequent use. The following orders are intended for infrequent use, and performance therefore may be much slower than for frequently used orders: restart, set prefix, store status at address, start, stop, stop and store status, set architecture, and all the reset orders. An alternative to the set-prefix order, for faster performance when the receiving CPU is not already stopped, is the use of the emergency-signal or external-call order, followed by the execution of a SET PREFIX instruction on the addressed CPU. Clearing the TLB of entries is ordinarily accomplished more rapidly through the use of the emergency-signal or external-call order, followed by execution of the PURGE TLB instruction on the addressed CPU, than by use of the set-prefix order.

STORE CLOCK COMPARATOR

STCKC D₂(B₂) [S]

Ι



The current value of the clock comparator is stored at the doubleword location designated by the second-operand address.

Zeros are provided for the rightmost bit positions of the clock comparator that are not compared with the TOD clock.

Special Conditions

The operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.


Condition Code: The code remains unchanged.


Program Exceptions:

- Access (store, operand 2)
- · Privileged operation
- Specification

STORE CONTROL

STCTL R₁,R₃,D₂(B₂) [RS]





Bits of the set of control registers starting with control register R₁ and ending with control register R₃ are stored at the locations designated by the second-operand address.

For STORE CONTROL (STCTL), bits 32-63 of the control registers are stored in successive words beginning at the second-operand address, and bits 0-31 of the registers are ignored. For STORE CONTROL (STCTG), bits 0-63 of the control registers are stored in successive doublewords beginning at the second-operand address.

The storage area where the contents of the control registers are placed starts at the location designated by the second-operand address and continues through as many storage words, for STCTL, or doublewords, for STCTG, as the number of control registers specified. The contents of the control registers are stored in ascending order of their register numbers, starting with control register R₁ and continuing up to and including control register R₃, with control register 0 following control register 15. The contents of the control registers remain unchanged.

Special Conditions

The second operand must be designated on a word boundary for STCTL or on a doubleword boundary for STCTG; otherwise, a specification exception is recognized.


Condition Code: The code remains unchanged.

Program Exceptions:

- Access (store, operand 2)
- Privileged operation
- · Specification

STORE CPU ADDRESS

STAP [S] D2 (B2)



The CPU address by which this CPU is identified in a multiprocessing configuration is stored at the halfword location designated by the secondoperand address.

Special Conditions

The operand must be designated on a halfword boundary; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (store, operand 2)
- · Privileged operation
- Specification


STORE CPU ID


STIDP D2 (B2) [S]



Information identifying the CPU is stored at the doubleword location designated by the secondoperand address.

The information stored has the following format:





Bit positions 8-31 contain the CPU identification number, consisting of six four-bit digits. Some or all of these digits are selected from the physical serial number stamped on the CPU. The contents of the CPU-identification-number field, in conjunction with the machine-type number, permit unique identification of the CPU.

Bit positions 32-47 contain the machine-type number of the CPU. Bit positions 48-63 contain zeros.

Special Conditions

The operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (store, operand 2)
- Privileged operation
- Specification

Programming Notes:

- 1. The program should allow for the possibility that the CPU identification number may contain the digits A-F as well as the digits 0-9.
- 2. The CPU identification number, in conjunction with the machine-type number, provides a unique CPU identification that can be used in associating results with an individual machine.
- 3. In versions of Enterprise Systems Architecture/390 Principles of Operation prior to SA22-7201-03, the machine-type-number field was called the model-number field.
- 4. In ESA/390, bit positions 0-7 of the information stored contain a version code. When the version code is nonzero, it is usually indicative of the model number of the model and the number of CPUs contained in the model. In both ESA/390 and z/Architecture, the STORE SYSTEM INFORMATION instruction can be used to determine the model number and the number of CPUs in the model.
- 5. For current machine types, the CPU identification number has the hex format:
 - "Annnn" in the basic mode, or
 - "LPnnnn" in the LPAR (logicallypartitioned) mode.

Where:


- · A is the CPU address of the CPU.
- L is a logical CPU address.
- P is a logical-partition identifier.
- n is a digit derived from the serial number of the CPU.

The terminology above that is not defined in this publication is defined in the machine manuals.

STORE CPU TIMER

STPT D₂ (B₂)

[S]



The current value of the CPU timer is stored at the doubleword location designated by the second-operand address.

Zeros are provided for the rightmost bit positions that are not updated by the CPU timer.

Special Conditions

The operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.


Program Exceptions:

- Access (store, operand 2)
- Privileged operation
- · Specification

STORE FACILITY LIST

STFL D2 (B2)

[S]



A list of bits providing information about facilities is stored in the word at real address 200.

Bit 0 indicates, when one, that the z/Architecture instructions marked "N3" in the instruction-

summary figures in Chapters 7 and 10 are available on the CPU in the ESA/390 mode.

Bit 1 indicates, when one, that the z/Architecture architectural mode is installed on the CPU.

Bit 2 indicates, when one, that the z/Architecture architectural mode is active.

Bit 16 indicates, when one, that the extended-translation facility 2 is installed on the CPU.

Bits 3-15 and 17-31 are unassigned and are stored as zeros.

The second-operand address is ignored but should be zero to permit possible future extensions.

Key-controlled and low-address protection do not apply.

Condition Code: The code remains unchanged.


Program Exceptions:

· Privileged operation

STORE PREFIX

STPX D₂ (B₂)

[S]



The contents of bit positions 33-50 of the prefix register are stored in bit positions 1-18 of the word location designated by the second-operand address, and zeros are stored in bit positions 0 and 19-31 of the word.

Special Conditions


The operand must be designated on a word boundary; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (store, operand 2)
- Privileged operation
- Specification

STORE REAL ADDRESS



The 64-bit real address corresponding to the second-operand virtual address is stored in the doubleword at the location designated by the firstoperand address.

The virtual address specified by the B2 and D2 fields is translated by means of the dynamicaddress-translation facility, regardless of whether DAT is on or off.

DAT is performed by using an address-spacecontrol element that depends on the current value of the address-space-control bits, bits 16 and 17 of the PSW, as shown in the following table:

Bits 16 Address-Space-Control Element and 17 Used by DAT 00 Contents of control register 1 10 Contents of control register 7 01 The address-space-control element obtained by applying the accessregister-translation (ART) process to the

Contents of control register 13 11

ART and DAT may be performed with the use of the ART-lookaside buffer (ALB) and translationlookaside buffer (TLB), respectively.

access register designated by the B2

The resultant 64-bit real address is stored at the first-operand location.

The translated address is not inspected for boundary alignment or for addressing or protection exceptions.

The address computations for the operands are performed according to the current addressing mode, specified by bits 31 and 32 of the current PSW.

The addresses of the region-table entry or entries, if used, and of the segment-table entry and pagetable entry are treated as 64-bit addresses regardless of the current addressing mode. unpredictable whether the addresses of these entries are treated as real or absolute addresses.

Special Conditions

The first operand must be designated on a doubleword boundary; otherwise, a specification exception is recognized.

The operation is suppressed on all addressing exceptions.

Condition Code: The code remains unchanged.

Program Exceptions:

- · Access (fetch, operand 2, except for an addressing or protection exception for the designated location; store, operand 1)
- Privileged operation
- · Specification

Programming Note: STORE REAL ADDRESS is contrasted to LOAD REAL ADDRESS as follows:

- In the 24-bit or 31-bit addressing mode, LOAD REAL ADDRESS (LRA) loads bits 33-63 of the real address if bits 0-32 of the address are all zeros or recognizes a special-operation exception if bits 0-32 are not all zeros. LRA in the 64-bit addressing mode, and LOAD REAL ADDRESS (LRAG) in any addressing mode, loads bits 0-63 of the real address. STORE REAL ADDRESS stores bits 0-63 of the real address in any addressing mode.
- · LOAD REAL ADDRESS, for most accessexception conditions, does not recognize the conditions as exceptions but instead sets the condition code to indicate the occurrence of the conditions. STORE REAL ADDRESS recognizes all access-exception conditions as exceptions, resulting in a program interruption.

PSW

STORE SYSTEM INFORMATION



Depending on a function code in general register 0, either an identification of the level of the configuration executing the program is placed in general register 0 or information about a component or components of a configuration is stored in a system-information block (SYSIB). When information about a component or components is requested, the information is specified by further contents of general register 0 and by contents of general register 1. The SYSIB, if any, is designated by the second-operand address.

The machine is considered to provide one, two, or three levels of configuration. The levels are:

- 1. The basic machine, which is the machine as if it were operating in the basic mode.
- A logical partition, which is provided if the machine is operating in the LPAR, or logicallypartitioned, mode. A logical partition is provided by the LPAR hypervisor, which is a part of the machine. A basic machine exists even when the machine is operating in the LPAR mode.
- 3. A virtual machine, which is provided by a virtual-machine (VM) control program that is executed either by the basic machine or in a logical partition. A virtual machine may itself execute a VM control program that provides a higher-level (more removed from the basic machine) virtual machine, which also is considered a level-3 configuration.

The terms basic mode, LPAR mode, logical partition, hypervisor, and virtual machine, and any other terms related specifically to those terms, are not defined in this publication; they are defined in the machine manuals.

A program being executed by a level-1 configuration (the basic machine) can request information about that configuration. A program being executed by a level-2 configuration (in a logical partition) can request information about the logical partition and about the underlying basic machine. A program being executed by a level-3 configuration (a virtual machine) can request information about the virtual machine and about the one or two underlying levels; a basic machine is always underlying, and a logical partition may or may not be between the basic machine and the virtual machine. When information about a virtual machine is requested, information is provided about the configuration executing the program and about any underlying level or levels of virtual machine. In any of these cases, information is provided about a level only if the level implements the instruction.

The function code determining the operation is an unsigned binary integer in bit positions 32-35 of general register 0 and is as follows:

Function

Code Information Requested

- 0 Current-configuration-level number
- 1 Information about level 1 (the basic machine)
- 2 Information about level 2 (a logical partition)
- 3 Information about level 3 (a virtual machine)
- 4-15 None; codes are reserved

Invalid Function Code

The level of the configuration executing the program is called the current level. The configuration level specified by a nonzero function code is called the specified level. When the specified level is numbered higher than the current level, then the function code is called invalid, the condition code is set to 3, and no other action (including checking) is performed.

Valid Function Code

When the function code is equal to or less than the number of the current level, it is called valid. In this case, bits 36-55 of general register 0 and bits 32-47 of general register 1 must be zero; otherwise, a specification exception is recognized. Bits 0-31 of general registers 0 and 1 always are ignored.

When the function code is 0, an unsigned binary integer identifying the current configuration level (1 for basic machine, 2 for logical partition, or 3 for virtual machine) is placed in bit positions 32-35 of

general register 0, the condition code is set to 0, and no further action is performed.

When the function code is valid and nonzero, general registers 0 and 1 contain additional specifications about the information requested, as follows:

- Bit positions 56-63 of general register 0 contain an unsigned binary integer, called selector 1, that specifies a component or components of the specified configuration.
- Bit positions 48-63 of general register 1 contain an unsigned binary integer, called selector 2, that specifies the type of information requested.

The contents of general registers 0 and 1 are as follows:

When the function code is valid and nonzero. information may be stored in a system-information block (SYSIB) beginning at the second-operand location. The SYSIB is 4K bytes and must begin at a 4K-byte boundary; otherwise, a specification exception may be recognized, depending on selector 1 and selector 2 and on whether access exceptions are recognized due to references to the SYSIB (see "Special Conditions").

Selector 1 can have values as follows:

Selec-

tor 1	Information Requested
0	None; selector is reserved
1	Information about the specified configura
	tion level
2	Information about one or more CPUs in
	the specified configuration level
3-255	None; selectors are reserved

When selector 1 is 1, selector 2 can have values as follows:

2 when Selector 1 Is 1	Information Requested
0	None; selector is reserved
1	Information about the specified configuration level
2-65,535	None; selectors are reserved

When selector 1 is 2, selector 2 can have values as follows:

Selector

2 when Selector 1 Is 2	Information Requested
0	None; selector is reserved
1	Information about the CPU executing the program in the specified configuration level
2	Information about all CPUs in the specified configuration level
3-65,535	None; selectors are reserved

Only certain combinations of the function code, selector 1, and selector 2 are valid, as shown in Figure 10-30.

Func- tion Code		Selec- tor 2	Information Requested about	
0	-	-	Current-configuration- level number	
1	1	1	Basic-machine configura-	
1	2	1	Basic-machine CPU	
1 1	2 2	2	Basic-machine CPUs	
2	2	1	Logical-partition CPU	
2 2	2 2	2	Logical-partition CPUs	
3	2	2	Virtual-machine CPUs	
Explai	Explanation:			
- Iq	- Ignored.			

Figure 10-30. Valid Function-Code, Selector-1, and Selector-2 Combinations for STORE SYSTEM INFOR-**MATION**

When the specified function-code, selector-1, and selector-2 combination is invalid (is other than as shown in Figure 10-30), or if it is valid but the requested information is not available because the specified level does not implement or does not fully implement the instruction or because a necessary part of the level is uninstalled or not initialized, and provided that an exception is not recognized (see "Special Conditions"), the condition code is set to 3. When the function code is nonzero, the combination is valid, the requested information is available, and there is no exception, the requested information is stored in a system-information block (SYSIB) at the second-operand address.

Some or all of the SYSIB may be fetched before it is stored.


A SYSIB may be identified in references by means of "SYSIB fc.s1.s2," where "fc," "s1," and "s2" are the values of a function code, selector 1, and selector 2, respectively.

Following sections describe the defined SYSIBs by means of figures and related text. In the figures, the offsets shown on the left are word values. "The configuration" refers to the configuration level specified by the function code (the configuration level about which information is requested).

SYSIB 1.1.1 (Basic-Machine Configuration)

SYSIB 1.1.1 has the following format:





Reserved: The contents of words 0-7, 13-15, and 25-63 are reserved and are stored as zeros. The contents of words 64-1023 are reserved and may be stored as zeros or may remain unchanged.

Manufacturer: Words 8-11 contain the 16-character (0-9 or uppercase A-Z) EBCDIC name of the manufacturer of the configuration. The name is left justified with trailing blanks if necessary.

Type: Word 12 contains the four-character (0-9) EBCDIC type number of the configuration. (This is called the machine-type number in the definition of STORE CPU ID.)

Model: Words 16-19 contain the 16-character (0-9 or uppercase A-Z) EBCDIC model identification of the configuration. The model identification is left justified with trailing blanks if necessary. (This is called the model number in programming note 4 on page 10-94 of STORE CPU ID.)

Sequence Code: Words 20-23 contain the 16-character (0-9 or uppercase A-Z) EBCDIC sequence code of the configuration. sequence code is right justified with leading EBCDIC zeros if necessary.


Plant of Manufacture: Word 24 contains the four-character (0-9 or uppercase A-Z) EBCDIC code that identifies the plant of manufacture for the configuration. The code is left justified with trailing blanks if necessary.

Programming Note: The fields of the SYSIB 1.1.1 are similar to those of the node descriptor described in the publication Common I/O-Device Commands and Self Description, SA22-7204. However, the contents of the SYSIB fields may not be identical to the contents of the corresponding node-descriptor fields because the SYSIB fields:

- · Allow more characters.
- · Are more flexible regarding the type of characters allowed.
- Provide information that is justified differently within the field.
- · May not use the same method to determine the contents of fields such as the sequencecode field.

SYSIB 1.2.1 (Basic-Machine CPU)

SYSIB 1.2.1 has the following format:



Reserved: The contents of words 0-19, bytes 0 and 1 of word 25, and words 26-63 are reserved and are stored as zeros. The contents of words 64-1023 are reserved and may be stored as zeros or may remain unchanged.

Sequence Code: Words 20-23 contain the 16-character (0-9 or uppercase A-Z) EBCDIC sequence code of the CPU. The code is right justified with leading EBCDIC zeros if necessary.

The sequence code is not equivalent to the CPU identification number stored by STORE CPU ID. The sequence code is the portion of the CPU serial number that remains when the plant-ofmanufacture portion of the serial number is excluded.

Plant of Manufacture: Word 24 contains the four-character (0-9 or uppercase A-Z) EBCDIC code that identifies the plant of manufacture for the CPU. The code is left justified with trailing blanks if necessary.


CPU Address: Bytes 2 and 3 of word 25 contain the CPU address by which this CPU is identified in a multiprocessing configuration. address is a 16-bit unsigned binary integer.

The CPU address is the same as is stored by STORE CPU ADDRESS when the program is executed by a machine operating in the basic mode.

Programming Note: Multiple CPUs in the same configuration may have the same sequence code, and it may be necessary to use other information, such as the CPU address, to establish a unique CPU identity. In contrast, the CPU identification number stored by STORE CPU ID is derived from some undescribed portion of the serial number along with values which make the number unique for a CPU.

SYSIB 1.2.2 (Basic-Machine CPUs)

SYSIB 1.2.2 has the following format:



Reserved: The contents of words 0-7 and the portion of the SYSIB following the adjustment-factor list up to word 64 are reserved and are stored as zeros. The contents of words 64-1023 are reserved and may be stored as zeros or may remain unchanged.

CPU Capability: Word 8 contains a 32-bit unsigned binary integer that specifies the capability of one of the CPUs in the configuration. There is no formal description of the algorithm used to generate this integer. The integer is used as an indication of the capability of the CPU relative to the capability of other CPU models.

The capability value applies to each of the CPUs in the configuration. That is, all CPUs in the configuration have the same capability.

Total CPU Count: Bytes 0 and 1 of word 9 contain a 16-bit unsigned binary integer that specifies the total number of CPUs in the configuration. This number includes all CPUs in the configured state, the standby state, or the reserved state.

Configured CPU Count: Bytes 2 and 3 of word 9 contain a 16-bit unsigned binary integer that specifies the number of CPUs that are in the con-

figured state. A CPU is in the configured state when it is in the configuration and available to be used to execute programs.

Standby CPU Count: Bytes 0 and 1 of word 10 contain a 16-bit unsigned binary integer that specifies the number of CPUs that are in the standby state. A CPU is in the standby state when it is in the configuration, is not available to be used to execute programs, and can be made available by issuing instructions to place it in the configured state.


Reserved CPU Count: Bytes 2 and 3 of word 10 contain a 16-bit unsigned binary integer that specifies the number of CPUs that are in the reserved state. A CPU is in the reserved state when it is in the configuration, is not available to be used to execute programs, and cannot be made available by issuing instructions to place it in the configured state. (It may be possible to place a reserved CPU in the standby or configured state by means of manual actions.)

Multiprocessing CPU-Capability Adjustment Factors: Beginning with bytes 0 and 1 of word 11, the SYSIB contains a series of contiguous two-byte fields, each containing a 16-bit unsigned binary integer that is an adjustment factor (percentage) for the value contained in the CPU-capability field.

The number of adjustment-factor fields is one less than the number of CPUs specified in the total-CPU-count field. The adjustment-factor fields correspond to configurations with increasing numbers of CPUs in the configured state. The first adjustment-factor field corresponds to a configuration with two CPUs in the configured state. Each successive adjustment-factor field corresponds to a configuration with a number of CPUs in the configured state that is one more than that for the preceding field.

SYSIB 2.2.1 (Logical-Partition CPU)

SYSIB 2.2.1 has the following format:



Reserved: The contents of words 0-19 and 26-63 are reserved and are stored as zeros. The contents of words 64-1023 are reserved and may be stored as zeros or may remain unchanged.

Logical-CPU Sequence Code: Words 20-23 contain the 16-character (0-9 or uppercase A-Z) EBCDIC sequence code of the logical CPU. The code is right justified with leading EBCDIC zeros if necessary.

The contents of the logical-CPU sequence-code field is not equivalent to the logical-CPU identification number stored by STORE CPU ID. The logical-CPU sequence code is the portion of the logical-CPU serial number that remains when the logical-CPU plant-of-manufacture portion of the serial number is excluded.

Logical-CPU Plant of Manufacture: Word 24 contains the four-character (0-9 or uppercase A-Z) EBCDIC code that identifies the plant of manufacture for the logical CPU. The code is left justified with trailing blanks if necessary.

Logical-CPU ID: Bytes 0 and 1 of word 25 contain a 16-bit unsigned binary integer that can be used in conjunction with the logical-CPU address to distinguish the logical CPU from the other logical CPUs provided by the same LPAR hypervisor.

Logical-CPU Address: Bytes 2 and 3 of word 25 contain the logical-CPU address by which this logical CPU is identified within the level-2 config-

The logical-CPU address is a 16-bit uration. unsigned binary integer.

The logical-CPU-address field contains the same information as is stored by STORE CPU ADDRESS when the machine is operating in the LPAR mode.

Programming Note: Multiple logical CPUs in the same level-2 configuration may have the same logical-CPU sequence code, and it may be necessary to use other information, such as the logical-CPU address, to establish a unique logical-CPU identity. In contrast, the logical-CPU identification number stored by STORE CPU ID is derived from some undescribed portion of the logical-CPU serial number along with values which make the number unique for a logical CPU.

SYSIB 2.2.2 (Logical-Partition CPUs)

SYSIB 2.2.2 has the following format:

SYSIB 2.2.2				
0 7	' Reserved /			
8	LPAR Number Resv. LCPUC			
9	Total LCPU Count	Conf. L	CPU Count	
10	SB LCPU Count	Resv. L	CPU Count	
11			mo	
12	Logical-Partition Name			
13	Logical-Par	Logical-Partition CAF		
14	Reserved			
17				
18	Ded. LCPU Count	Shr. LCI	PU Count	
19	Reserved			
1023				
() 1	16	31	

Reserved: The contents of words 0-7, byte 2 of word 8, words 14-17, and words 19-63 are reserved and are stored as zeros. The contents of words 64-1023 are reserved and may be stored as zeros or may remain unchanged.

Logical-Partition Number: Bytes 0 and 1 of word 8 contain a 16-bit unsigned binary integer which is the number of the level-2 configuration. This number distinguishes the configuration from all other level-2 configurations provided by the same LPAR hypervisor.

Logical-CPU Characteristics (LCPUC): The contents of byte 3 of word 8 describe the characteristics of the logical CPUs that are provided for the level-2 configuration. The bits and their meanings are as follows:

Bit Meaning

Dedicated: When one, bit 0 indicates that one or more of the logical CPUs for this level-2 configuration are provided using level-1 CPUs that are dedicated to this level-2 configuration and are not used to provide logical CPUs for any other level-2 configuration. The number of logical CPUs that are provided using dedicated level-1 CPUs is specified by the dedicated-LCPU-count value in bytes 0 and 1 of word 18.

When zero, bit 0 indicates that none of the logical CPUs for this level-2 configuration are provided using level-1 CPUs that are dedicated to this level-2 configuration.

Shared: When one, bit 1 indicates that one or more of the logical CPUs for this level-2 configuration are provided using level-1 CPUs that can be used to provide logical CPUs for other level-2 configurations. The number of logical CPUs that are provided using shared level-1 CPUs is specified by the shared-LCPU-count value in bytes 2 and 3 of word 18.

When zero, bit 1 indicates that none of the logical CPUs for this level-2 configuration are provided using shared level-1 CPUs.

2 Utilization Limit: When one, bit 2 indicates that the amount of use of the level-1 CPUs that are used to provide the logical CPUs for this level-2 configuration is limited.

When zero, bit 2 indicates that the amount of use of the level-1 CPUs that are used to provide the logical CPUs for this level-2 configuration is unlimited.

3-7 Reserved.

Total Logical-CPU Count: Bytes 0 and 1 of word 9 contain a 16-bit unsigned binary integer that specifies the total number of logical CPUs that are provided for this level-2 configuration. This number includes all of the logical CPUs that are in the configured state, the standby state, or the reserved state.

Configured Logical-CPU Count: Bytes 2 and 3 of word 9 contain a 16-bit unsigned binary integer that specifies the number of logical CPUs for this level-2 configuration that are in the configured state.

A logical CPU is in the configured state when it is in the level-2 configuration and is available to be used to execute programs.

Standby Logical-CPU Count: Bytes 0 and 1 of word 10 contain a 16-bit unsigned binary integer that specifies the number of logical CPUs for this level-2 configuration that are in the standby state.

A logical CPU is in the standby state when it is in the level-2 configuration, is not available to be used to execute programs, and can be made available by issuing instructions to place it in the configured state.

Reserved Logical-CPU Count: Bytes 2 and 3 of word 10 contain a 16-bit unsigned binary integer that specifies the number of CPUs for this level-2 configuration that are in the reserved state.

A logical CPU is in the reserved state when it is in the level-2 configuration, is not available to be used to execute programs, and cannot be made available by issuing instructions to place it in the configured state. (It may be possible to place the reserved CPU in the standby or configured state through manual actions.)

Logical-Partition Name: Words 11-12 contain the 8-character EBCDIC name of this level-2 configuration. The name is left justified with trailing blanks if necessary.

Logical-Partition Capability Adjustment Factor (CAF): Word 13 contains a 32-bit unsigned binary integer, called an adjustment factor, with a value of 1000 or less. The adjustment factor specifies the amount of the underlying level-1-configuration capability that is allowed to be used for this level-2 configuration by the LPAR


hypervisor. The fraction of level-1-configuration capability is determined by dividing the CAF value by 1000.

Dedicated Logical-CPU Count: Bytes 0 and 1 of word 18 contain a 16-bit unsigned binary integer that specifies the number of configuredstate logical CPUs for this level-2 configuration that are provided using dedicated level-1 CPUs. (See the description of bit 0 of the logical-CPU-characteristics field.)

Shared Logical-CPU Count: Bytes 2 and 3 of word 18 contain a 16-bit unsigned binary integer that specifies the number of configured-state logical CPUs for this level-2 configuration that are provided using shared level-1 CPUs. (See the description of bit 1 of the logical-CPUcharacteristics field.)

SYSIB 3.2.2 (Virtual-Machine CPUs)

SYSIB 3.2.2 has the following format:



Reserved: The contents of words 0-6, bits 0-27 of word 7, and words 136-1023 are reserved and are stored as zeros.

Description-Block Count (DBCT): Bits 28-31 of word 7 contain a four-bit unsigned binary integer that specifies the number (up to eight) of virtualmachine description blocks that are stored in the SYSIB beginning at word 8.

Virtual-Machine Description Blocks: Words 8-135 contain from one to eight 64-byte virtualmachine description blocks, depending on the number of nested level-3 configurations, if any, and their processing characteristics.

When a level-3 configuration is provided by a virtual-machine control program and the control program is being executed by a level-3 configuration provided by another virtual-machine control program, the level-3 configurations are said to be "nested." Level-3 configurations can be nested in this way for several levels.

The collection of nested level-3 configurations that is in the path between a program being executed by a level-3 configuration and the basic machine is called a "level-3-configuration stack." The level-3 configurations in a stack are consecutively numbered. The level-3 configuration provided by a virtual-machine control program being executed by either a level-2 configuration or a level-1 configuration is the lowest-numbered (0) level-3 configuration in the stack. The level-3 configuration that is executing the program containing this instruction is the highest numbered (N) level-3 configuration in the stack.

If more than one virtual-machine description block is stored in words 8-135 of the SYSIB, the blocks are stored according to the following rules:

- The collection of level-3 configurations described is a contiguous subset of the total collection of level-3 configurations in the level-3-configuration stack. The subset always includes the highest-numbered level-3 configuration in the stack. One or more level-3 configurations at the bottom of the stack may not be described because STORE SYSTEM INFORMATION is not implemented by the highest of those configurations or the limit of eight description blocks would be exceeded.
- The highest-numbered level-3 configuration in the level-3-configuration stack is always described by the first description block in the SYSIB. The lowest-numbered level-3 configuration in the stack, of those that are included in the subset that is described, is described by the last description block in the SYSIB.

The contents of the SYSIB subsequent to the virtual-machine description blocks and prior to word 136 are reserved and are stored as zeros.

The virtual-machine description block has the following format:

Virtual-Machine Description Block

0	Reserved			
1	Total LCPU Count	Conf. LCPU Count		
2	SB LCPU Count	Resv. LCPU Count		
3	Virtual-Machine Name			
4				
5	Virtual-Machine CAF			
6	/ Coutural Duranuam Idoutifica			
9	/ Control-Program Identifier , 			
10	/ Reserved /			
15				
(9	31		

Reserved: The contents of words 0 and 10-15 are reserved and are stored as zeros.

Total Logical-CPU Count: Bytes 0 and 1 of word 1 contain a 16-bit unsigned binary integer that specifies the total number of logical CPUs that are provided for this level-3 configuration. This number includes all of the logical CPUs that are in the configured state, the standby state, and the reserved state.

Configured Logical-CPU Count: Bytes 2 and 3 of word 1 contain a 16-bit unsigned binary integer that specifies the number of logical CPUs for this level-3 configuration that are in the configured state.

A logical CPU is in the configured state when it is in the level-3 configuration and is available to be used to execute programs. **Standby Logical-CPU Count:** Bytes 0 and 1 of word 2 contain a 16-bit unsigned binary integer that specifies the number of logical CPUs for this level-3 configuration that are in the standby state.

A logical CPU is in the standby state when it is in the level-3 configuration, is not available to be used to execute programs, and can be made available by issuing instructions to place it in the configured state.

Reserved Logical-CPU Count: Bytes 2 and 3 of word 2 contain a 16-bit unsigned binary integer that specifies the number of CPUs for this level-3 configuration that are in the reserved state.

A logical CPU is in the reserved state when it is in the level-3 configuration, is not available to be used to execute programs, and cannot be made available by issuing instructions to place it in the configured state. (It may be possible to place the logical CPU in the standby or configured state through manual actions.)

Virtual-Machine Name: Words 3-4 contain the eight-character EBCDIC name of this level-3 configuration. The name is left justified with trailing blanks if necessary.

Virtual-Machine Capability Adjustment Factor (CAF): Word 5 contains a 32-bit unsigned binary integer, called an adjustment factor, with a value of 1000 or less. The adjustment factor specifies the amount of the underlying level-1-, level-2-, or level-3-configuration capability that is allowed to be used for this level-3 configuration by the virtual-machine control program. The fraction of the underlying capability is determined by dividing the CAF value by 1000.

Control-Program Identifier: Words 6-9 contain the 16-character EBCDIC identifier of the virtual-machine control program that provides this level-3 configuration. This identifier may include qualifiers such as version number and release level. The identifier is left justified with trailing blanks if necessary.

Special Conditions

The condition code is set to 3 if the function code in bit positions 32-35 of general register 0 is greater than the current-level number.

Bits 36-55 of general register 0 and 32-47 of general register 1 must be zero; otherwise, a specification exception is recognized.

When the function code is valid and nonzero, the following special conditions apply in an unpredictable order:

- The second operand must be designated on a 4K-byte boundary; otherwise, a specification exception is recognized.
- If the function-code, selector-1, and selector-2 combination is invalid, or if it is valid but the

requested information is not available, the condition code is set to 3.

The priority of the recognition of exceptions and condition codes is shown in Figure 10-31.

Resulting Condition Code:

- Requested configuration-level number placed in general register 0 or requested SYSIB information stored
- 1
- 2
- 3 Requested SYSIB information not available


Program Exceptions:

- Access (store, operand 2, only if function code nonzero)
- Privileged operation
- Specification
- 1.-6. Exceptions with the same priority as the priority of programinterruption conditions for the general case.
- 7.A Access exceptions for second instruction halfword.
- 7.B.1 Operation exception if the store-system-information facility is not installed.
- 7.B.2 Privileged-operation exception for privileged instruction.
- 8. Condition code 3 due to function code greater than currentlevel number.
- 9. Specification exception due to bits 36-55 of general register 0 or bits 32-47 of general register 1 not zero.
- 10. Condition code 0 due to function code 0.
- Specification exception due to second-operand address not 11.A designating a 4K-byte boundary.
- 11.B Condition code 3 due to invalid function-code, selector-1, and selector-2 combination or requested information not available.
- 12. Access exceptions (store) for system-information block.
- Condition code 0 due to information stored in system-13. information block.

Figure 10-31. Priority of Execution: STORE SYSTEM INFORMATION

STORE THEN AND SYSTEM MASK

STNSM $D_1(B_1)$, I_2 [SI]



Bits 0-7 of the current PSW are stored at the firstoperand location. Then the contents of bit positions 0-7 of the current PSW are replaced by the logical AND of their original contents and the second operand.

Special Conditions

The operation is suppressed on addressing and protection exceptions.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (store, operand 1)
- · Privileged operation

Programming Note: STORE THEN AND SYSTEM MASK permits the program to set selected bits in the system mask to zeros while retaining the original contents for later restoration. For example, it may be necessary that a program, which has no record of the present status, disable program-event recording for a few instructions.

STORE THEN OR SYSTEM MASK

STOSM D1(B1), I2 [SI]



Bits 0-7 of the current PSW are stored at the firstoperand location. Then the contents of bit positions 0-7 of the current PSW are replaced by the logical OR of their original contents and the second operand.

Special Conditions

The value to be loaded into the PSW is not checked for validity before loading. However, immediately after loading, a specification exception is recognized, and a program interruption occurs, if the contents of bit positions 0 and 2-4 of the PSW are not all zeros. In this case, the instruction is completed, and the instruction-length code is set to 2. The specification exception, which is listed as a program exception for this instruction, is described in "Early Exception Recognition" on page 6-9. It may be considered as occurring early in the process of preparing to execute the following instruction.

The operation is suppressed on addressing and protection exceptions.

Condition Code: The code remains unchanged.


Program Exceptions:

- Access (store, operand 1)
- Privileged operation
- Specification


Programming Note: STORE THEN OR SYSTEM MASK permits the program to set selected bits in the system mask to ones while retaining the original contents for later restoration. For example, the program may enable the CPU for I/O interruptions without having available the current status of the external-mask bit.

STORE USING REAL ADDRESS

STURA R1, R2 [RRE]



STURG R1,R2 [RRE]



For STORE USING REAL ADDRESS (STURA), bits 32-63 of general register R₁ are stored in the word at the real-storage location addressed by the contents of general register R₂. For STORE USING REAL ADDRESS (STURG), bits 0-63 of

general register R1 are stored in the doubleword at that real-storage location.

In the 24-bit addressing mode, bits 40-63 of general register R2 designate the real-storage location, and bits 0-39 of the register are ignored. In the 31-bit addressing mode, bits 33-63 of general register R2 designate the real-storage location, and bits 0-33 of the register are ignored. In the 64-bit addressing mode, bits 0-63 of general register R₂ designate the real-storage location.

Because it is a real address, the address designating the storage word or doubleword is not subject to dynamic address translation.

Special Conditions

The contents of general register R2 must designate a location on a word boundary for STURA or on a doubleword boundary for STURG; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

- · Addressing (address specified by general register R₂)
- Privileged operation
- · Protection (store, operand 2, key-controlled protection and low-address protection)
- Specification

TEST ACCESS

	'B24C'	//////	/	Rı	R	.2
0		16	2	4	28	31

The access-list-entry token (ALET) in access register R₁ is tested for exceptions recognized during access-register translation (ART). The extended authorization index (EAX) used is bits 32-47 of general register R2. The ALET is also tested for whether it designates the dispatchable-unit access list or the primary-space access list and for whether it is 00000000 or 00000001 hex.

When R₁ is 0, the actual contents of access register 0 are used in ART, instead of the 00000000 hex that is usually used.

Bits 0-31 and 48-63 of general register R2 are ignored.

The operation does not depend on the translation mode—bits 5, 16, and 17 of the PSW are ignored.

When the ALET specified by means of the R₁ field is other than 00000000 or 00000001 hex, the ART process is applied to the ALET. The EAX specified by means of the R2 field is called the effective EAX, and it is the EAX which is used by ART. When a condition exists that would normally cause one of the exceptions shown in the following table, the instruction is completed by setting condition

Exception Name	Cause
ALET specification	ALET bits 0-6 not all zeros
ALEN translation	Access-list entry (ALE) outside list or invalid (bit 0 is one)
ALE sequence	ALE sequence number (ALESN) in ALET not equal to ALESN in ALE
ASTE validity	ASN-second-table entry (ASTE) invalid (bit 0 is one)
ASTE sequence	ASTE sequence number (ASTESN) in ALE not equal to ASTESN in ASTE
Extended authority	ALE private bit not zero, ALE authorization index (ALEAX) not equal to effective EAX, and sec- ondary bit selected by effective EAX either outside authority table or zero

When ART is completed without one of the above conditions being present, the instruction is completed by setting condition code 1 or 2, depending on whether the effective access list is the dispatchable-unit access list or the primary-space access list, respectively. The effective access list is the dispatchable-unit access list if bit 7 of the ALET is zero, or it is the primary-space access list if bit 7 is one. ART, including the obtaining of the

effective access-list designation, is described in "Access-Register-Translation Process" on page 5-48.

When the ALET is 00000000 hex, the instruction is completed by setting condition code 0. When the ALET is 00000001 hex, the instruction is completed by setting condition code 3.

Special Conditions

An addressing exception is recognized when the address used by ART to fetch the effective access-list designation or the ALE, ASTE, or authority-table entry designates a location which is not available in the configuration.

The operation is suppressed on all addressing exceptions.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-32 on page 10-110.

Resulting Condition Code:

- O Access-list-entry token (ALET) is 00000000 hex
- 1 ALET designates the dispatchable-unit access list and does not cause exceptions in accessregister translation (ART)
- 2 ALET designates the primary-space access list and does not cause exceptions in ART
- 3 ALET is 00000001 hex or causes exceptions in ART

Program Exceptions:

 Addressing (effective access-list designation, access-list entry, ASN-second-table entry, or authority-table entry)

Programming Notes:

1. TEST ACCESS permits a called program to check whether an ALET passed from the calling program is authorized for use by means of the calling program's EAX. The calling program's EAX can be obtained from the last linkage-stack state entry by means of EXTRACT STACKED STATE. The called program can thus avoid performing an operation for the calling program, through the use of the called program's EAX, which the calling program is not authorized to perform by means of its own EAX.


- 2. When an ALET equal to 00000000 hex is passed during a program linkage performed by PROGRAM CALL with space switching (PC-ss), and the ALET conceptually designates the calling program's primary address space and the called program's secondary address space, the ALET must be changed to 00000001 hex before it is used by the called program. Condition code 0 of TEST ACCESS indicates a 00000000 hex ALET so that the ALET can be changed to 00000001 hex by the called program.
- 3. PROGRAM CALL to current primary (PC-cp) sets the secondary address space equal to the primary address space. PC-ss sets the secondary address space equal to the calling program's primary address space, except that stacking PC-ss sets it equal to the called program's primary address space when the secondary-ASN control in the entry-table entry used is one. In all these cases, a passed 0000001 hex ALET that conceptually designates the calling program's secondary address space is not usable by the called program, even after any transformation (unless the operation was PC-cp and the calling program's PASN and SASN are equal). This is why TEST ACCESS sets condition code 3 when the tested ALET is 00000001 hex.
- 4. After a PC-ss, a passed ALET that conceptually designates an entry in the primary-space access list of the calling program is not usable by the called program. This is why TEST ACCESS sets condition code 2, instead of condition code 1, when the tested ALET designates the primary-space access list.
- 5. The control program may manage the ASN-second-table entry in a way that causes correctable **ASTE-validity** ASTE-sequence exception situation to exist; that is, a situation which, if it were to cause a program interruption during access-register translation, would be corrected by the control program so that access-register translation could be completed successfully. In this case, the program should not use TEST ACCESS directly but should instead use a controlprogram service that uses TEST ACCESS and that corrects the situation, if possible, when condition code 3 is set. MVS/ESA provides the TESTART macro instruction for use instead of the direct use of TEST ACCESS.

- 1.-6. Exceptions with the same priority as the priority of programinterruption conditions for the general case.
- 7. Access exceptions for second instruction halfword.
- 8. Condition code 0 due to access-list-entry-token (ALET) being 00000000 hex.
- 9. Condition code 3 due to ALET being 00000001 hex or ALET bits 0-6 not being all zeros.
- 10. Addressing exception for access to effective access-list designation.
- 11. Condition code 3 due to access-list entry (ALE) being outside the list.
- 12. Addressing exception for access to ALE.
- 13. Condition code 3 due to ALE being invalid (bit 0 is 1) or access-list-entry sequence number (ALESN) in the ALET not being equal to the ALESN in the ALE.
- 14. Addressing exception for access to ASN-second-table entry (ASTE).
- Condition code 3 due to ASTE being invalid (bit θ is one) or 15. ASTE sequence number (ASTESN) in the ALE not being equal to the ASTESN in the ASTE.
- 16. Condition code 3 due to authority-table entry being outside table.
- 17. Addressing exception for access to authority-table entry.
- 18. Condition code 3 due to ALE private bit not being zero, ALE authorization index (ALEAX) not being equal to effective extended authorization index (EAX), and secondary bit selected by effective EAX being zero.
- 19. Condition code 1 if ALET bit 7 is zero; otherwise, condition code 2.

Figure 10-32. Priority of Execution: TEST ACCESS

TEST BLOCK

TB [RRE] R1,R2



The storage locations and storage key of a 4K-byte block are tested for usability, and the result of the test is indicated in the condition code. The test for usability is based on the susceptibility of the block to the occurrence of invalid checkingblock code.

The block tested is addressed by the contents of general register R2.

A complete testing operation is necessarily performed only when the initial contents of bit positions 32-63 of general register 0 are zero in the 24-bit or 31-bit addressing mode, or the initial contents of bit positions 0-63 of that register are zero in the 64-bit addressing mode. In the 24-bit or 31-bit addressing mode, the contents of bit positions 32-63 of general register 0 are set to zero at the completion of the operation, and bits 0-31 of the register always are ignored and remain unchanged. In the 64-bit addressing mode, the contents of bit positions 0-63 of the register are set to zero at the completion of the operation.

If the block is found to be usable, the 4K bytes of the block are cleared to zeros, the contents of the storage key are unpredictable, and condition code 0 is set. If the block is found to be unusable, the data and the storage key are set, as far as is possible by the model, to a value such that subsequent fetches to the area do not cause a machine-check condition, and condition code 1 is set.

In the 24-bit addressing mode, bits 40-51 of general register R_2 designate a 4K-byte block in real storage, and bits 0-39 and 52-63 of the register are ignored. In the 31-bit addressing mode, bits 33-51 of the register designate the block, and bits 0-32 and 52-63 are ignored. In the 64-bit addressing mode, bits 0-51 of the register designate the block, and bits 52-63 are ignored.

The address of the block is a real address, and the accesses to the block designated by the second-operand address are not subject to keycontrolled, access-list-controlled, and page protection. Low-address protection does apply. The operation is terminated on addressing and protection exceptions. If termination occurs, the condition code and the contents of bit positions 32-63 of general register 0 are unpredictable in the 24-bit or 31-bit addressing mode, or the condition code and bits 0-63 of the register are unpredictable in the 64-bit addressing mode. The contents of the storage block and its associated storage key are not changed when these exceptions occur.

Depending on the model, the test for usability may be performed (1) by alternately storing and reading out test patterns to the data and storage key in the block or (2) by reference to an internal record of the usability of the blocks which are available in the configuration, or (3) by using a combination of both mechanisms.

In models in which an internal record is used, the block is indicated as unusable if a solid failure has been previously detected, or if intermittent failures in the block have exceeded the threshold implemented by the model. In such models, depending

on the criteria, attempts to store may or may not occur. Thus, if block 0 is not usable, and no store occurs, low-address protection may or may not be indicated.

In models in which test patterns are used, TEST BLOCK may be interruptible. When an interruption occurs after a unit of operation, other than the last one, the condition code is unpredictable, and the contents of bit positions 32-63 of general register 0 may contain a record of the state of intermediate steps in the 24-bit or 31-bit addressing mode, or the contents of bit positions 0-63 may contain that record in the 64-bit addressing mode. When execution is resumed after an interruption, the condition code is ignored, but the record in general register 0 may be used to determine the resumption point.

If (1) TEST BLOCK is executed with an initial value other than zero in bit positions 32-63 of general register 0 in the 24-bit or 31-bit addressing mode or bit positions 0-63 in the 64-bit addressing mode, or (2) the interrupted instruction is resumed after an interruption with a value in bit positions 32-63 or 0-63 (depending on the addressing mode) of general register 0 or a value in the storage block or its associated storage key other than the corresponding value which was present at the time of the interruption, or (3) the block or its associated storage key is accessed by another CPU or by the channel subsystem during the execution of the instruction, then the contents of the storage block, its associated storage key, and bit positions 32-63 or 0-63 of general register 0 are unpredictable, along with the resultant condition-code setting.

Invalid checking-block-code errors initially found in the block or encountered during the test do not normally result in machine-check conditions. The test-block function is implemented in such a way that the frequency of machine-check interruptions due to the instruction execution is not significant. However, if, during the execution of TEST BLOCK for an unusable block, that block is accessed by another CPU (or by the channel subsystem), error conditions may be reported both to this CPU and to the other CPU (or to the channel subsystem).

A serialization function is performed before the block is accessed and again after the operation is completed (or partially completed). The priority of the recognition of exceptions and condition codes is shown in Figure 10-33 on page 10-112.

Resulting Condition Code:

- Block usable 0
- 1 Block not usable
- 2
- 3

Program Exceptions:

- Addressing (fetch and store, operand 2)
- Privileged operation
- Protection (store, operand 2, low-address protection only)
- 1.-6. Exceptions with the same priority as the priority of program-interruption conditions for the general case.
- 7.A Access exceptions for second instruction halfword.
- 7.B Privileged-operation exception.
- 8. Addressing exception due to block not being available in the configuration.*
- 9.A Condition code 1, block not usable.
- 9.B Protection exception due to low-address protection.*
- Condition code 0, block usable and set 10. to zeros.

Explanation:

The operation is terminated on addressing and protection exceptions, and the condition code may be unpredictable.


Figure 10-33. Priority of Execution: TEST BLOCK

Programming Notes:

1. The execution of TEST BLOCK on most models is significantly slower than that of the MOVE LONG instruction with padding; therefore, the instruction should not be used for the normal case of clearing storage.

- 2. The program should use TEST BLOCK at initial program loading and as part of the varystorage-online procedure to determine if blocks of storage exist which should not be used.
- 3. The program should use TEST BLOCK when an uncorrected error is reported in either the data or storage key of a block. because in the execution of TEST BLOCK the attempt is made, as far as is possible on the model, to leave the contents of a block in a state such that subsequent prefetches or unintended references to the block do not cause machine-check conditions. The program may use the resulting condition code in this case to determine if the block can be reused. (The block could be indicated as usable if, for example, the error were an externally generated error or an indirect storage error.) This procedure should be followed regardless of whether the indirect-storage-error indication is reported.
- 4. The model may or may not be successful in removing the errors from a block when TEST BLOCK is executed. The program therefore should take every reasonable precaution to avoid referencing an unusable block. example, the program should not place the page-frame real address of an unusable block in an attached and valid page-table entry.
- 5. On some models, machine checks may be reported for a block even though the block is not referenced by the program. When a machine check is reported for a storage-key error in a block which has been marked as unusable by the program, it is possible that SET STORAGE KEY EXTENDED may be more effective than TEST BLOCK in validating the storage key.
- 6. The storage-operand references for TEST BLOCK may be multiple-access references. (See "Storage-Operand Consistency" page 5-86.)

TEST PROTECTION



The location designated by the first-operand address is tested for protection exceptions by using the access key specified in bits 56-59 of the second-operand address.

The second-operand address is not used to address data; instead, bits 56-59 of the address form the access key to be used in testing. Bits 0-55 and 60-63 of the second-operand address are ignored.

The first-operand address is a logical address. When the CPU is in the access-register mode (when DAT is on and PSW bits 16 and 17 are 01 binary), the first-operand address is subject to translation by means of both the access-registertranslation (ART) and the dynamic-addresstranslation (DAT) processes. ART applies to the access register designated by the B1 field, and it obtains the address-space-control element to be used by DAT. When DAT is on but the CPU is not in the access-register mode, the first-operand address is subject to translation by DAT. In this address-space-control case. DAT uses the element contained in control register 1, 7, or 13 when the CPU is in the primary-space, secondaryspace, or home-space mode, respectively. When DAT is off, the first-operand address is a real address not subject to translation by either ART or DAT.

When the CPU is in the access-register mode and an address-space-control element cannot be obtained by ART because of a condition that would normally cause one of the exceptions shown in the following table, the instruction is completed by setting condition code 3.

Exception Name	Cause
ALET specification	Access-list-entry-token (ALET) bits 0-6 not all zeros
ALEN translation	Access-list entry (ALE) outside list or invalid (bit 0 is one)
ALE sequence	ALE sequence number (ALESN) in ALET not equal to ALESN in ALE
ASTE validity	ASN-second-table entry (ASTE) invalid (bit 0 is one)
ASTE sequence	ASTE sequence number (ASTESN) in ALE not equal to ASTESN in ASTE
Extended authority	ALE private bit not zero, ALE authorization index (ALEAX) not equal to extended authorization index (EAX), and sec- ondary bit selected by EAX either outside authority table or zero

When the access register contains 00000000 hex or 00000001 hex, ART obtains the address-space-control element from control register 1 or 7, respectively, without accessing the access list. When the B₁ field designates access register 0, ART treats the access register as containing 00000000 hex and does not examine the actual contents of the access register.

When ART is completed successfully, the operation is continued through the performance of DAT.

When DAT is on and the first-operand address cannot be translated because of a condition that would normally cause one of the exceptions shown in the following table, the instruction is completed by setting condition code 3.

Exception Name	Cause
ASCE type	Address-space-control element (ASCE) being used is a region-second-table designation, and bits 0-10 of first-operand address not all zeros; ASCE is a region-third-table designation, and bits 0-21 of first-operand address not all zeros; or ASCE is a segment-table designation, and bits 0-32 of first-operand address not all zeros.
Region first translation	Region-first-table entry outside table or invalid.
Region second trans- lation	Region-second-table entry outside table or invalid.
Region third trans- lation	Region-third-table entry outside table or invalid.
Segment translation	Segment-table entry outside table or invalid
Page translation	Page-table entry invalid

When translation of the first-operand address can be completed, or when DAT is off, the storage key for the block designated by the first-operand address is tested against the access key specified in bits 56-59 of the second-operand address, and the condition code is set to indicate whether store and fetch accesses are permitted, taking into consideration all applicable protection mechanisms. Thus, for example, if low-address protection is active and the first-operand effective address is in the range 0-511 or 4096-4607, then a store access is not permitted. Access-list-controlled protection, page protection, storage-protection override, and fetch-protection override also are taken into account.

The contents of storage, including the change bit, are not affected. Depending on the model, the reference bit for the first-operand address may be set to one, even for the case in which the location is protected against fetching.

Special Conditions

When the CPU is in the access-register mode, an addressing exception is recognized when the address used by ART to fetch the effective access-list designation or the ALE, ASTE, or authority-table entry designates a location which is not available in the configuration.

When DAT is on, an addressing exception is recognized when the address of the region-table entry or entries, segment-table entry, or pagetable entry or the operand real address after translation designates a location which is not available in the configuration. Also, a translationspecification exception is recognized when a region-table entry or the segment-table entry or page-table entry has a format error, that is, when any of the reasons listed in "Translation-Specification Exception" on page 6-34 applies. When DAT is off, only the addressing exception due to the operand real address applies.

For all of the above cases, the operation is suppressed.

Resulting Condition Code:

- Fetching permitted; storing permitted
- Fetching permitted; storing not permitted 1
- 2 Fetching not permitted; storing not permitted
- Translation not available

Program Exceptions:

- · Addressing (effective access-list designation, access-list entry, ASN-second-table entry, authority-table entry, region-table entry, segment-table entry, page-table entry, or operand 1)
- Privileged operation
- · Translation specification

Programming Notes:

1. TEST PROTECTION permits a program to check the validity of an address passed from a calling program without incurring program exceptions. The instruction sets a condition code to indicate whether fetching or storing is permitted at the location designated by the first-operand address of the instruction. The instruction takes into consideration all of the protection mechanisms in the machine: access-list controlled, page, key-controlled, and low-address protection, storage-protection

override, and fetch-protection override. Additionally, since ASCE-type, region-translation, segment-translation, and page-translation-exception conditions may be a program substitute for a protection violation, these conditions are used to set the condition code rather than cause a program exception.

When the CPU is in the access-register mode, TEST PROTECTION additionally permits the program to check the usability of an accesslist-entry token (ALET) in an access register without incurring program exceptions. ALET is checked for validity (absence of an ALET-specification, ALEN-translation, ALE-sequence-exception condition) and for being authorized for use by the program (absence of an ASTE-validity, ASTE-sequence, extended-authorityand exception condition).

An ASCE-type-exception condition also causes setting of the condition code.

- 2. See the programming notes under SET PSW KEY FROM ADDRESS for more details and for an alternative approach to testing validity of addresses passed by a calling program. The approach using TEST PROTECTION has the advantage of a test which does not result in interruptions; however, the test and use are separated in time and may not be accurate if the possibility exists that the storage key of the location in question can change between the time it is tested and the time it is used.
- 3. In the handling of dynamic address translation, TEST PROTECTION is similar to LOAD REAL ADDRESS in that the instructions do not cause ASCE-type, region-translation, page-translation seament-translation. and exceptions. Instead, these exception conditions are indicated by means of a conditioncode setting. Similarly, access-register translation sets a condition code for certain exception conditions when performed during either of the two instructions. Conditions which result in condition codes 1, 2, and 3 for LOAD REAL ADDRESS result in condition code 3 for TEST PROTECTION. The instructions also differ in several other respects. The first-operand address of TEST PROTECTION is a logical address and thus is not subject to dynamic address translation when DAT is off. The second-operand

address of LOAD REAL ADDRESS is a virtual address which is always translated.

Access-register translation applies to TEST PROTECTION only when the CPU is in the access-register mode (DAT is on), whereas it applies to LOAD REAL ADDRESS when PSW bits 16 and 17 are 01 binary regardless of whether DAT is on or off. When condition code 3 is set because of an exception condition in access-register translation, LOAD REAL ADDRESS, but not TEST PROTECTION, returns in a general register the program-interruption code assigned to the exception.

TRACE

TRACE R1, R3, D2 (B2) [RS] 1991 Rı Rз B2 D2 0 8 12 16 20 31 TRACG R₁,R₃,D₂(B₂) [RSE] 'EB' /////// '0F' Rι Rз В2 D2 47 0 8 12 16 20 32 40

When explicit tracing is on (bit 63 of control register 12 is one), the second operand, which is a 32-bit word in storage, is fetched, and bit 0 of the word is examined. If bit 0 of the second operand is zero, a trace entry is formed at the real-storage location designated by control register 12.

If explicit tracing is off (bit 63 of control register 12 is zero), or if bit 0 of the second operand is one, no trace entry is formed, and no trace exceptions are recognized.

The trace entry is composed of an entry-type identifier, a count of the number of general registers whose partial or entire contents are placed in the entry, a field whose contents indicate whether the entry was formed by TRACE (TRACE) or TRACE (TRACG), selected bits of the TOD clock, the second operand, and the partial or entire contents of a range of general registers. For TRACE (TRACE), bits 16-63 of the TOD clock and bits 32-63 of the general registers are placed in the trace entry. For TRACE (TRACG), bits 0-79 of

the clock and bits 0-63 of the registers are placed in the entry.

The general registers are stored in ascending order of their register numbers, starting with general register R1 and continuing up to and including general register R3, with general register 0 following general register 15. The trace table and the trace-entry formats are described in "Tracing" on page 4-10.

When a trace entry is made, a serialization and checkpoint-synchronization function is performed before the operation begins and again after the operation is completed.

Special Conditions

A privileged-operation exception is recognized in the problem state, even when explicit tracing is off or bit 0 of the second operand is one.

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized. It is unpredictable whether the specification exception is recognized when explicit tracing is off.

It is unpredictable whether access exceptions are recognized for the second operand when explicit tracing is off.


Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2)
- Privileged operation
- Specification
- Trace

Programming Note: Bits 1-15 of the second operand are reserved for model-dependent functions and should therefore be set to zeros.

TRAP




A trap operation is performed if the CPU is in the primary-space or access-register mode and the TRAP-enabled bit in byte 47 of the dispatchableunit control table (DUCT) is one. Otherwise, a special-operation exception is recognized.

The trap operation obtains a trap-control-block address from the DUCT and then a trap-save-area address and a trap-program address from the trap control block. State information is stored in the trap save area. Then the trap-control-block address is loaded into general register 15. Finally, the current PSW is updated by setting the basicaddressing-mode bit to one (which will leave the addressing mode as either the 31-bit mode or the 64-bit mode or will change the addressing mode from the 24-bit mode to the 31-bit mode) and the address-space-control bits to zeros (primary-space mode) and by replacing the instruction address with the trap-program address. Compatibility with the ESA/390 operation of TRAP optionally is provided.

For TRAP4, the second-operand address is not used to address data; instead, bits 33-63 of the address are stored in the trap save area.

Dispatchable-Unit Control Table

Bytes 44-47 (word 10) of the dispatchable-unitcontrol table (DUCT) are used by this instruction. The contents of those bytes are as follows:



The fields in bytes 44-47 of the DUCT are allocated as follows:

Trap-Control-Block Address: Bits 1-28, with three zeros appended on the right, form the 31-bit home virtual address of the trap control block. This address is treated as a 31-bit home virtual address regardless of the current addressing mode and regardless of the current value of the address-space-control bits. This address, with a zero appended on the left, is placed in bit positions 32-63 of general register 15 after the contents of that register have been saved in the trap save area. If the current addressing mode is the 64-bit mode, bits 0-31 of general register 15 are set to zeros.

TRAP-Enabled Bit (E): Bit 31 specifies, when one, that the trap operation is to be performed. TRAP recognizes a special-operation exception if bit 31 is zero.

Bits 0, 29, and 30 of bytes 44-47 are ignored, but they should be zeros to permit possible future extensions.

Trap Control Block

The trap control block is 64 bytes aligned on a doubleword boundary. The format of the trap control block is:

Hex	Dec		
0	0	P R	(P is bit 13)
4 8	4 8		DIC 13)
С	12	Trap-Save-Area Address	
10	16		
14	20	Trap-Program Address	
18 10	24 28	//////////////////////////////////////	
20	32	,	,
3C	60		

The fields in the trap control block are allocated as follows:

PSW Control (P): Bit 13 of bytes 0 and 1 controls the allowed value of bit 31 of the current PSW and how bits 12 and 33-127 of the current PSW are stored in the PSW-values field in the trap save area. When bit 13 is zero:

- · Bit 31 of the current PSW, the extendedaddressing-mode bit, must be zero; otherwise, a special-operation exception is recognized.
- · A one is stored in bit position 12 of the PSW-values field even though bit 12 of the current PSW is zero.
- Bits 97-127 of the current PSW are stored in bit positions 33-63 of the PSW-values field, bits 33-96 of the current PSW are not stored. and zeros are stored in bit positions 64-127 of the PSW-values field.

When bit 13 is one:

- Bit 31 of the current PSW may be zero or one.
- · Bit 12 of the current PSW is stored in bit position 12 of the PSW-values field.
- Bits 64-127 of the current PSW are stored in bit positions 64-127 of the PSW-values field.

General-Registers Control (R): Bit 14 of bytes 0 and 1 controls how the contents of the general registers are stored in the general-registers 0-15 field in the trap save area. When R is zero, bits 32-63 of the general registers are stored in consecutive four-byte locations beginning at the beginning of the general-registers 0-15 field, bits 0-31 of the registers are not stored, and the last 64 bytes of the general-registers 0-15 field remain unchanged. When R is one, bits 0-63 of the general registers are stored in consecutive eightbyte locations in the general-registers 0-15 field.

Trap-Save-Area Address: Bits 1-28 of bytes 12-15, with three zeros appended on the right, form the 31-bit home virtual address of the trap save area. This address is treated as a 31-bit home virtual address regardless of the current addressing mode and regardless of the current value of the address-space-control bits. Bits 0 and 29-31 of bytes 12-15 are ignored.

Trap-Program Address: Bits 1-31 of bytes 20-23 form the 31-bit primary virtual address of the trap program. This address is treated as a 31-bit primary virtual address regardless of the current addressing mode.

Bit positions 0-12 and 15-31 of bytes 0-3 and bytes 4-11, 16-19, and 32-63 of the trap control block are reserved and should contain zeros. Bytes 24-31 are available for use by programming.

Trap Save Area

The trap save area is 256 bytes aligned on a doubleword boundary.

The trap operation stores information into the trap save area as follows:

Hex	Dec	
0	0	Trap Flags
4	4	Reserved (Zeros Stored)
8	8	Bits 33-63 of Second-Op Address of TRAP4
С	12	Access Register 15
10 14 18 1C	16 20 24 28	PSW Values
20 24	32 36	/ Cononal Registers 0.15
98 9C	152 156	/ General Registers 0-15
A0 A4	160 164	
A8 AC	168 172	/ Decembed (Unchanged)
F8 FC	248 252	/ Reserved (Unchanged) /

The fields in the trap save area are allocated as follows:

Trap Flags: Information identifying the instruction(s) causing the trap operation is stored in byte positions 0-3. The detailed format of bytes 0-3 is as follows:

Flag Bits	Meaning
0	TRAP was target of EXECUTE
1	TRAP is TRAP4 (not TRAP2)
2-12	Reserved, zeros stored
13-14	Instruction-length code (ILC)
15-31	Reserved, zeros stored

Bit 0 of bytes 0-3 is set to one if TRAP was the target of an EXECUTE instruction.

Bit 1 of bytes 0-3 is set to one if TRAP is TRAP4 (not TRAP2).

Bits 13 and 14 are the instruction-length code (ILC) that specifies the length of the TRAP instruction, or the length of the EXECUTE instruction if TRAP was the target of EXECUTE.


Bits 2-12 and 15-31 are reserved and are stored as zeros.

Bits 33-63 of Second-Operand Address of TRAP4: For TRAP4, bits 33-63 of the secondoperand address, generated under the control of the current addressing mode and with a zero appended on the left, are stored in byte positions Only bits 33-63 of the second-operand 8-11. address are stored even when the current addressing mode is the 64-bit mode. For TRAP2, all zeros are stored in byte positions 8-11.

Access Register 15: The contents of access register 15 are stored in byte positions 12-15.

PSW Values: The following description applies when the PSW control, bit 13 of bytes 0 and 1 of the trap control block, is one.

Certain information from the current PSW is stored in byte positions 16-31. The PSW has the following format:



Bits 0-127 of bytes 16-31 correspond one-to-one with bits 0-127 of the PSW. For some bit positions of bytes 16-31, the corresponding PSW bits are stored. For the other bit positions of bytes 16-31, unpredictable values are stored. Information is stored in bytes 16-31 as follows:

Bits	Value	
0	Zero	
1	Unpredictable	

Bits	Value
2-4	Zero
5-11	Unpredictable
12	Zero
13	Unpredictable
14	Wait state (W)
15	Problem state (P)
16-17	Address-space control (AS)
18-19	Condition code (CC)
20-23	Program mask
24-30	Zero
31	Extended addressing mode (EA)
32	Basic addressing mode (BA)
33-63	Zero
64-127	Instruction address


In summary, bits 0, 2-4, 12, 24-30, and 33-63 are zero, bits 1, 5-11, and 13 are unpredictable, and the other bits are set with variable information from the PSW.

The wait-state, problem-state, address-space-control, condition-code, program-mask, extended-addressing-mode, and basic-addressing-mode values specify the state of the CPU before the TRAP instruction was executed. The instruction-address value is the updated instruction address, which is the address of the instruction following TRAP, or the address of the instruction following EXECUTE if TRAP was the target of EXECUTE.

When the PSW control in the trap control block is zero, the operation is as described above except as follows:

- Bit 31 of the current PSW must be zero; otherwise, a special-operation exception is recognized.
- A one is stored in bit position 12 of bytes 16-31.
- Bits 97-127 of the current PSW are stored in bit positions 33-63 of bytes 16-31, bits 33-96 of the current PSW are not stored, and zeros are stored in bit positions 64-127 of bytes 16-31 (bytes 24-31).

In this case, bytes 16-23 have the format of an ESA/390 PSW, which is as follows:



General Registers 0-15: Contents of general registers 0-15 are stored in byte positions 32-159 as described in "General-Registers Control (R)" on page 10-117. When bits 32-63 or 0-63 of the general registers are stored, they are stored in ascending order of register numbers, starting with register 0 and continuing up to and including register 15.

Bytes 160-255 always remain unchanged. Bytes 168-255 are reserved. Bytes 160-167 are available for use by programming.

Special Conditions

The CPU must be in the primary-space mode or access-register mode, and bit 31 in bytes 44-47 of the dispatchable-unit control table must be one; otherwise, a special-operation exception is recognized. A special-operation exception is also recognized if the PSW control, bit 6 of byte 1 of the trap control block is zero and bit 31 of the the current PSW, the extended-addressing-mode bit, is one.

All protection mechanisms apply in the usual way to the accesses to the trap control block and trap save area.

The trap-program address in the trap control block is not tested before it replaces the instruction address in the PSW. An odd address will cause a specification exception to be recognized as part of the execution of the next instruction.

The operation is suppressed on all addressing and protection exceptions.

The priority of recognition of program exceptions for the instruction is shown in Figure 10-34 on page 10-120.

Condition Code: The code remains unchanged.

Program Exceptions:

- · Access (fetch, trap control block; store, trap save area)
- Addressing (dispatchable-unit control table)
- Special operation
- Trace

Programming Notes:

- 1. It is intended that TRAP instructions will overlay instructions in an application program in order to give control to a trap program, which might be a program for performing fix-ups of data used by the application program, such as dates that may be a "Year-2000" problem. TRAP2 can overlay a two-byte instruction, and TRAP4 can overlay a four-byte instructions or the first four bytes of a six-byte instruction. The trap program is to simulate the overlaid instruction and perform fix-ups as appropriate, and it is then to return control to the application program.
- 2. The trap program can use the RESUME PROGRAM instruction to return control to the application program. For example, the trap program can restore the contents of all registers except access and general registers 15,

- and then, using those registers (or at least the general register) to address the trap save area, can restore the contents of those registers and also PSW fields from the trap save area. RESUME PROGRAM has control bits in its parameter list that allow it to restore PSW fields from a field having either the ESA/390 PSW format or the z/Architecture PSW format and to restore either bits 32-63 or 0-63 of a general register.
- 3. The trap control block and trap save area are in the home address space, and the trap program is in the primary address space. The trap-control-block address placed in general register 15 by TRAP can be useful to the trap program if (1) the primary address space and home address space are the same address space, (2) the trap control block and trap save area are at the same locations in the primary address space as in the home address space. or (3) the trap program can use access registers to access the home address space.
- 4. The storage-operand references for TRAP may be multiple-access references. "Storage-Operand Consistency" on page 5-86.)

16.	Exceptions with the same priority as the priority of program-interruption conditions for the general case.
7.A	Access exceptions for second instruction halfword (TRAP4 only).
7.B	Special-operation exception due to the CPU not being in the primary-space mode or access-register mode.
7.C.1	Addressing exception for access to dispatchable-unit control table.
7.C.2	Special-operation exception due to bit 31 in bytes 44-47 of dispatchable-unit control table being zero.
8.A	Trace exceptions.
8.B.1	Access exceptions (fetch) for trap control block.
8.B.2	Special-operation exception due to PSW control in trap control block being zero and PSW bit 31 being one.
8.B.3	Access exceptions (store) for trap save area.

Figure 10-34. Priority of Execution: TRAP

Chapter 11. Machine-Check Handling

Machine-Check Detection	Storage Errors	11-19
Correction of Machine Malfunctions 11-2	Storage Error Uncorrected	11-19
Error Checking and Correction 11-2	Storage Error Corrected	
CPU Retry	Storage-Key Error Uncorrected	11-20
Effects of CPU Retry	Storage Degradation	
Checkpoint Synchronization 11-3	Indirect Storage Error	
Handling of Machine Checks during	Machine-Check Interruption-Code	
Checkpoint Synchronization 11-3	Validity Bits	11-21
Checkpoint-Synchronization Operations 11-3	PSW-MWP Validity	
Checkpoint-Synchronization Action 11-4	PSW Mask and Key Validity	
Channel-Subsystem Recovery 11-4	PSW Program-Mask and	
Unit Deletion	Condition-Code Validity	11-21
Handling of Machine Checks 11-5	PSW-Instruction-Address Validity	
Validation	Failing-Storage-Address Validity	
Invalid CBC in Storage	External-Damage-Code Validity	
Programmed Validation of Storage 11-7	Floating-Point-Register Validity	
Invalid CBC in Storage Keys 11-7	General-Register Validity	
Invalid CBC in Registers 11-10	Control-Register Validity	
Check-Stop State	Storage Logical Validity	
System Check Stop	Access-Register Validity	
Machine-Check Interruption	TOD-Programmable-Register Validity	
Exigent Conditions	Floating-Point-Control-Register	
Repressible Conditions	Validity	11-22
Interruption Action	CPU-Timer Validity	
Point of Interruption	Clock-Comparator Validity	11-22
Machine-Check-Interruption Code 11-15	Machine-Check Extended Interruption	
Subclass	Information	11-22
System Damage 11-16	Register-Save Areas	
Instruction-Processing Damage 11-16	External-Damage Code	11-23
System Recovery 11-16	Failing-Storage Address	11-23
Timing-Facility Damage 11-16	Handling of Machine-Check Conditions	11-23
External Damage 11-17	Floating Interruption Conditions	11-23
Degradation 11-17	Floating Machine-Check-Interruption	
Warning	Conditions	11-24
Channel Report Pending 11-17	Floating I/O Interruptions	11-24
Service-Processor Damage 11-18	Machine-Check Masking	11-24
Channel-Subsystem Damage 11-18	Channel-Report-Pending Subclass	
Subclass Modifiers 11-18	Mask	11-24
Backed Up	Recovery Subclass Mask	11-25
Delayed Access Exception 11-18	Degradation Subclass Mask	11-25
Ancillary Report 11-18	External-Damage Subclass Mask	11-25
Synchronous	Warning Subclass Mask	11-25
Machine-Check-Interruption Conditions 11-18	Machine-Check Logout	
Processing Backup 11-18	Summary of Machine-Check Masking	11-25
Processing Damage 11-19		

The machine-check-handling mechanism provides extensive equipment-malfunction detection to ensure the integrity of system operation and to

permit automatic recovery from some malfunctions. Equipment malfunctions and certain external disturbances are reported by means of a

© Copyright IBM Corp. 1990-2001 **11-1**

machine-check interruption to assist in programdamage assessment and recovery. The interruption supplies the program with information about the extent of the damage and the location and nature of the cause. Equipment malfunctions, errors, and other situations which can cause machine-check interruptions are referred to as machine checks.

Machine-Check Detection

Machine-check-detection mechanisms may take many forms, especially in control functions for arithmetic and logical processing, addressing, sequencing, and execution. For programaddressable information, detection is normally accomplished by encoding redundancy into the information in such a manner that most failures in the retention or transmission of the information result in an invalid code. The encoding normally takes the form of one or more redundant bits, called check bits, appended to a group of data bits. Such a group of data bits and the associated check bits are called a checking block. The size of the checking block depends on the model.

The inclusion of a single check bit in the checking block allows the detection of any single-bit failure within the checking block. In this arrangement, the check bit is sometimes referred to as a "parity bit." In other arrangements, a group of check bits is included to permit detection of multiple errors, to permit error correction, or both.

For checking purposes, the contents of the entire checking block, including the redundancy, are called the checking-block code (CBC). When a CBC completely meets the checking requirements (that is, no failure is detected), it is said to be valid. When both detection and correction are provided and a CBC is not valid but satisfies the checking requirements for correction (the failure is correctable), it is said to be near-valid. When a CBC does not satisfy the checking requirements (the failure is uncorrectable), it is said to be invalid.

Correction of Machine Malfunctions

Four mechanisms may be used to provide recovery from machine-detected malfunctions: error checking and correction, CPU retry, channelsubsystem recovery, and unit deletion.

Machine failures which are corrected successfully may or may not be reported as machine-check If reported, they are systeminterruptions. recovery conditions, which permit the program to note the cause of CPU delay and to keep a log of such incidents.

Error Checking and Correction

When sufficient redundancy is included in circuitry or in a checking block, failures can be corrected. For example, circuitry can be triplicated, with a voting circuit to determine the correct value by selecting two matching results out of three, thus correcting a single failure. An arrangement for correction of failures of one order and for detection of failures of a higher order is called error checking and correction (ECC). Commonly, ECC allows correction of single-bit failures and detection of double-bit failures.

Depending on the model and the portion of the machine in which ECC is applied, correction may be reported as system recovery, or no report may be given.

Uncorrected errors in storage and in the storage key may be reported, along with a failing-storage address, to indicate where the error occurred. Depending on the situation, these errors may be reported along with system recovery or with the damage or backup condition resulting from the error.

CPU Retry

In some models, information about some portion of the state of the machine is saved periodically. The point in the processing at which this information is saved is called a checkpoint. The information saved is referred to as the checkpoint information. The action of saving the information is referred to as establishing a checkpoint. The action of discarding previously saved information is called invalidation of the checkpoint information.

The length of the interval between establishing checkpoints is model-dependent. Checkpoints may be established at the beginning of each instruction or several times within a single instruction, or checkpoints may be established less frequently.

Subsequently, this saved information may be used to restore the machine to the state that existed at the time when the checkpoint was established. After restoring the appropriate portion of the machine state, processing continues from the checkpoint. The process of restoring to a checkpoint and then continuing is called CPU retry.

CPU retry may be used for machine-check recovery, to effect nullification and suppression of instruction execution when certain program interruptions occur, and in other model-dependent situations.

Effects of CPU Retry

CPU retry is, in general, performed so that there is no effect on the program. However, change bits which have been changed from zeros to ones are not necessarily set back to zeros. As a result, change bits may appear to be set to ones for blocks which would have been accessed if restoring to the checkpoint had not occurred. If the path taken by the program is dependent on information that may be changed by another CPU or by a channel program or if an interruption occurs, then the final path taken by the program may be different from the earlier path; therefore, change bits may be ones because of stores along a path apparently never taken.

Checkpoint Synchronization

Checkpoint synchronization consists in the following steps.

- The CPU operation is delayed until all conceptually previous accesses by this CPU to storage have been completed, both for purposes of machine-check detection and as observed by other CPUs and by channel programs.
- 2. All previous checkpoints, if any, are canceled.
- 3. Optionally, a new checkpoint is established.

The CPU operation is delayed until all of these actions appear to be completed, as observed by other CPUs and by channel programs.

Handling of Machine Checks during Checkpoint Synchronization

When, in the process of completing all previous stores as part of the checkpoint-synchronization action, the machine is unable to complete all stores successfully but can successfully restore the machine to a previous checkpoint, processing backup is reported.

When, in the process of completing all stores as part of the checkpoint-synchronization action, the machine is unable to complete all stores successfully and cannot successfully restore the machine to a previous checkpoint, the type of machine-check-interruption condition reported depends on the origin of the store. Failure to successfully complete stores associated with instruction execution may be reported as instruction-processing damage, or some less critical machine-check-interruption condition may be reported with the storage-logical-validity bit set to zero. A failure to successfully complete stores associated with the execution of an interruption, other than program or supervisor call, is reported as system damage.

When the machine check occurs as part of a checkpoint-synchronization action before the execution of an instruction, the execution of the instruction is nullified. When it occurs before the execution of an interruption, the interruption condition, if the interruption is external, I/O, or restart, is held pending. If the checkpoint-synchronization operation was a machine-check interruption, then along with the originating condition, either the storage-logical-validity bit is set to zero or instruction-processing damage is also reported. Program interruptions, if any, are lost.

Checkpoint-Synchronization Operations

All interruptions and the execution of certain instructions cause a checkpoint-synchronization action to be performed. The operations which cause a checkpoint-synchronization action are called checkpoint-synchronization operations and include:

- CPU reset
- All interruptions: external, I/O, machine check, program, restart, and supervisor call
- The BRANCH ON CONDITION (BCR) instruction with the M₁ and R₂ fields containing all ones and all zeros, respectively

- The instructions LOAD PSW, LOAD PSW EXTENDED, SET STORAGE KEY EXTENDED, and SUPERVISOR CALL
- All I/O instructions
- The instructions MOVE TO PRIMARY, MOVE TO SECONDARY, PROGRAM CALL, PROGRAM TRANSFER, SET ADDRESS SPACE CONTROL, and SET SECONDARY ASN, and PROGRAM RETURN when the state entry to be unstacked is a program-call state entry
- The four trace functions: branch tracing, ASN tracing, mode tracing, and explicit tracing
- · PAGE IN and PAGE OUT

Programming Note: The instructions which are defined to cause the checkpoint-synchronization action invalidate checkpoint information but do not necessarily establish a new checkpoint. Additionally, the CPU may establish a checkpoint between any two instructions or units of operation, or within a single unit of operation. Thus, the point of interruption for the machine check is not necessarily at an instruction defined to cause a checkpoint-synchronization action.

Checkpoint-Synchronization Action

For all interruptions except I/O interruptions, a checkpoint-synchronization action is performed at the completion of the interruption. For I/O interruptions, a checkpoint-synchronization action may or may not be performed at the completion of the interruption. For all interruptions except program, supervisor-call, and exigent machine-check interruptions, a checkpoint-synchronization action is also performed before the interruption. The fetch access to the new PSW may be performed either before or after the first checkpoint-synchronization action. The store accesses and the changing of the current PSW associated with the interruption performed after the first checkpointsynchronization action and before the second.

For all checkpoint-synchronization instructions except BRANCH ON CONDITION (BCR), I/O instructions, and SUPERVISOR CALL, checkpoint-synchronization actions are performed before and after the execution of the instruction. For BCR, only one checkpoint-synchronization action is necessarily performed, and it may be performed either before or after the instruction address is updated.

For SUPERVISOR CALL, checkpointа synchronization action is performed before the instruction is executed, including the updating of the instruction address in the PSW. checkpoint-synchronization action taken after the supervisor-call interruption is considered to be part of the interruption action and not part of the instruction execution. For I/O instructions, a checkpoint-synchronization action is always performed before the instruction is executed and may or may not be performed after the instruction is executed.

The four trace functions — branch tracing, ASN tracing, mode tracing, and explicit tracing — cause checkpoint-synchronization actions to be performed before the trace action and after completion of the trace action.

Channel-Subsystem Recovery

When errors are detected in the channel subsystem, the channel subsystem attempts to analyze and recover the internal state associated with the various channel-subsystem functions and the state of the channel subsystem and various subchannels. This process, which is called channel-subsystem recovery, may result in a complete recovery or may result in the termination of one or more I/O operations and the clearing of the affected subchannels. Special channel-report-pending machine-check-interruption conditions may be generated to indicate to the program the status of the channel-subsystem recovery.

Malfunctions associated with the I/O operations, depending on the severity of the malfunction, may be reported by means of the I/O-interruption mechanism or by means of the channel-report-pending and channel-subsystem-damage machine-check-interruption conditions.

Unit Deletion

In some models, malfunctions in certain units of the system can be circumvented by discontinuing the use of the unit. Examples of cases where unit deletion may occur include the disabling of all or a portion of a cache or of a translation-lookaside buffer (TLB). Unit deletion may be reported as a degradation machine-check-interruption condition.

Handling of Machine Checks

A machine check is caused by a machine malfunction and not by data or instructions. This is ensured during the power-on sequence by initializing the machine controls to a valid state and by placing valid CBC in the CPU registers, in the storage keys, and in main storage.

Designation of an unavailable component, such as a storage location, subchannel, or I/O device, does not cause a machine-check indication. Instead, such a condition is indicated by the appropriate program or I/O interruption or condition-code setting. In particular, an attempt to access a storage location which is not in the configuration, or which has power off at the storage unit, results in an addressing exception when detected by the CPU and does not generate a machine-check condition, even though the storage location or its associated storage key has invalid CBC. Similarly, if the channel subsystem attempts to access such a location, an I/O-interruption condition indicating program check is generated rather than a machine-check condition.

A machine check is indicated whenever the result of an operation could be affected by information with invalid CBC or when any other malfunction makes it impossible to establish reliably that an operation can be, or has been, performed correctly. When information with invalid CBC is fetched but not used, the condition may or may not be indicated, and the invalid CBC is preserved.

When a machine malfunction is detected, the action taken depends on the model, the nature of the malfunction, and the situation in which the malfunction occurs. Malfunctions affecting operator-facility actions may result in machine checks or may be indicated to the operator. Malfunctions affecting certain other operations such as SIGNAL PROCESSOR may be indicated by means of a condition code or may result in a machine-check-interruption condition.

A malfunction detected as part of an I/O operation may cause a machine-check-interruption condition, an I/O-error condition, or both. I/O-error conditions are indicated by an I/O interruption or by the appropriate condition-code setting during the execution of an I/O instruction. When the machine

reports a failing-storage location detected during an I/O operation, both I/O-error and machine-check conditions may be indicated. The I/O-error condition is the primary indication to the program. The machine-check condition is a secondary indication, which is presented as system recovery together with a failing-storage address.

Certain malfunctions detected as part of I/O instructions and I/O operations are reported by means of special machine-check conditions called I/O machine-check conditions. Thus, malfunctions detected as part of an operation which is I/O related may be reported, depending on the error, in any of three ways: I/O-error condition, I/O machine-check condition, or non-I/O machine-check condition. In some cases, the definition requires the error to be reported by only one of these mechanisms; in other cases, any one, or in some cases, more than one, may be indicated.

Programming Note: Although the definition for machine-check conditions is that they are caused by machine malfunctions and not by data and instructions, there are certain unusual situations in which machine-check conditions are caused by events which are not machine malfunctions. Two examples follow:

- In some cases, the channel-report-pending machine-check-interruption condition indicates a non-error situation. For example, this condition is generated at the completion of the function specified by RESET CHANNEL PATH.
- 2. Improper use of DIAGNOSE may result in machine-check conditions.

Validation

Machine errors can be generally classified as solid or intermittent, according to the persistence of the malfunction. A persistent machine error is said to be solid, and one that is not persistent is said to be intermittent. In the case of a register or storage location, a third type of error must be considered, called externally generated. An externally generated error is one where no failure exists in the register or storage location but invalid CBC has been introduced into the location by actions external to the location. For example, the value could be affected by a power transient, or an incorrect value may have been introduced when the information was placed at the location.

Invalid CBC is preserved as invalid when information with invalid CBC is fetched or when an attempt is made to update only a portion of the checking block. When an attempt is made to replace the contents of the entire checking block and the block contains invalid CBC, it depends on the operation and the model whether the block remains with invalid CBC or is replaced. An operation which replaces the contents of a checking block with valid CBC, while ignoring the current contents, is called a validation operation. Validation is used to place a valid CBC in a register or at a location which has an intermittent or externally generated error.

Validating a checking block does not ensure that a valid CBC will be observed the next time the checking block is accessed. If the failure is solid, validation is effective only if the information placed in the checking block is such that the failing bits are set to the value to which they fail. If an attempt is made to set the bits to the state opposite to that in which they fail, then the validation will not be effective. Thus, for a solid failure, validation is only useful to eliminate the error condition, even though the underlying failure remains, thereby reducing the exposure to additional reports. The locations, however, cannot be used, since invalid CBC will result from attempts to store other values at the location. For an intermittent failure, however, validation is useful to restore a valid CBC such that a subsequent partial store into the checking block will be permitted. partial store is a store into a checking block without replacing the entire checking block.)

When a checking block consists of multiple bytes in storage, or multiple bits in CPU registers, the invalid CBC can be made valid only when all of the bytes or bits are replaced simultaneously.

For each type of field in the system, certain instructions are defined to validate the field. Depending on the model, additional instructions may also perform validation; or, in some models, a register is automatically validated as part of the machine-check-interruption sequence after the original contents of the register are placed in the appropriate save area.

When an error occurs in a checking block, the original information contained in the checking block should be considered lost even after validation. Automatic register validation leaves the contents unpredictable. Programmed and manual validation of checking blocks causes the contents to be changed explicitly.

Programming Note: The machine-checkinterruption handler must assume that the registers require validation. Thus, each register should be loaded, using an instruction defined to validate, before the register is used or stored.

Invalid CBC in Storage

The size of the checking block in storage depends on the model but is never more than 4K bytes.

When invalid CBC is detected in storage, a machine-check condition may occur; depending on the circumstances, the machine-check condition may be system damage, instruction-processing damage, or system recovery. If the invalid CBC is detected as part of the execution of a channel program, the error is reported as an I/O-error condition. When a CCW, indirect-data-address word, or data is prefetched from storage, is found to have invalid CBC, but is not used in the channel program, the condition is normally not reported as an I/O-error condition. The condition may or may not be reported as a machine-check-interruption condition. Invalid CBC detected during accesses to storage for other than CPU-related accesses may be reported as system recovery with storage error uncorrected indicated, since the primary error indication is reported by some other means.

When the storage checking block consists of multiple bytes and contains invalid CBC, special storage-validation procedures are generally necessary to restore or place new information in the checking block. Validation of storage is provided with the manual load-clear and system-reset-clear operations and is also provided as a program function. Programmed storage validation is done a block at a time, by executing the privileged instruction TEST BLOCK. Manual storage validation by clear reset validates all blocks which are available in the configuration.

A checking block with invalid CBC is never validated unless the entire contents of the checking block are replaced. An attempt to store into a checking block having invalid CBC, without replacing the entire checking block, leaves the data in the checking block (including the check bits) unchanged. Even when an instruction or a

channel-program-input operation specifies that the entire contents of a checking block are to be replaced, validation may or may not occur, depending on the operation and the model.

Programming Note: Machine-check conditions may be reported for prefetched and unused data. Depending on the model, such situations may or may not be successfully retried. For example, a BRANCH AND LINK (BALR) instruction which specifies an R2 field of zero will never branch, but on some models a prefetch of the location designated by register 0 may occur. Access exceptions associated with this prefetch will not be reported. However, if an invalid checking-block code is detected. CPU retry may be attempted. Depending on the model, the prefetch may recur as part of the retry, and thus the retry will not be successful. Even when the CPU retry is successful, the performance degradation of such a retry is significant, and system recovery may be presented, normally with a failing-storage address. To avoid continued degradation, the program should initiate proceedings to eliminate use of the location and to validate the location.

Programmed Validation of Storage

Provided that an invalid CBC does not exist in the storage key associated with a 4K-byte block, the instruction TEST BLOCK causes the entire 4K-byte block to be set to zeros with a valid CBC, regardless of the current contents of the storage. TEST BLOCK thus removes an invalid CBC from

a location in storage which has an intermittent, or one-time, failure. However, if a permanent failure exists in a portion of the storage, a subsequent fetch may find an invalid CBC.

Invalid CBC in Storage Keys

Depending on the model, each storage key may be contained in a single checking block, or the access-control and fetch-protection bits and the reference and change bits may be in separate checking blocks.

Figure 11-1 on page 11-8 describes the action taken when the storage key has invalid CBC. The figure indicates the action taken for the case when the access-control and fetch-protection bits are in one checking block and the reference and change bits are in a separate checking block. machines where both fields are included in a single checking block, the action taken is the combination of the actions for each field in error, except that completion is permitted only if an error in all affected fields permits completion. References to main storage to which key-controlled protection does not apply are treated as if an access key of zero is used for the reference. This includes such references as channel-program references during initial program loading and implicit references, such as interruption action and DAT-table accesses.

	Action Taken	on Invalid CBC
Type of Reference	For Access-Control and Fetch-Protection Bits	For Reference and Change Bits
SET STORAGE KEY EXTENDED	Complete; validate.	Complete; validate.
INSERT STORAGE KEY EXTENDED	PD; preserve.	PD; preserve.
RESET REFERENCE BIT EXTENDED	PD or complete; preserve.	PD; preserve.
INSERT VIRTUAL STORAGE KEY or TEST PROTEC- TION	PD; preserve.	CPF; preserve.
CPU prefetch (informa- tion not used)	CPF; preserve.	CPF; preserve.
Channel-program pre- fetch (information not used)	IPF; preserve.	IPF; preserve.
Fetch, nonzero access key	MC; preserve.	MC or complete; preserve.
Store¹, nonzero access key	MC ² ; preserve.	MC and preserve; or complete ³ and correct.
Fetch, zero access key ⁴	MC or complete; preserve.	MC or complete; preserve.
Store¹, zero access key²	MC or complete; preserve.	MC and preserve; or complete ³ and correct.
Explanation:		
CPU virtual- and logical-address store accesses are subject to page protection. When the page-protection bit is one, the location will not be changed; however, the machine may indicate a machine-check condition if the storage key or the data itself has invalid CBC.		
² The contents	The contents of the main-storage location are not chan	
	The contents of the reference and change bits are set to ones if the "complete" action is taken.	
4 The action s cable to ref	hown for an access key o erences to which key-co	of zero is also appli- ntrolled protection

Figure 11-1 (Part 1 of 2). Invalid CBC in Storage Keys

does not apply.

Explanation (Continued): Complete The condition does not cause termination of the execution of the instruction, and, unless an unrelated condition prohibits it, the execution of the instruction is completed, ignoring the error condition. No machinecheck-damage conditions are reported, but system recovery may be reported. The reference and change bits are set to ones with valid Correct Preserve The contents of the entire checking block having invalid CBC are left unchanged. Validate The entire key is set to the new value with valid CBC. CPF Invalid CBC in the storage key for a CPU prefetch which is unused, or for instructions which do not examine the reference and change bits, may result in any of the following situations: The operation is completed; no machine-check condition is reported. The operation is completed; system recovery, with storage-key error uncorrected, is reported. Instruction-processing damage, with or without backup and with storage-key error uncorrected, is reported. IPF Invalid CBC in the storage key for a channel-program prefetch which is unused may result in any of the following: The I/O operation is completed; no machine-check condition is reported. The I/O operation is completed; system recovery, with storage-key error uncorrected, is reported. MC Same as PD for CPU references, but a channel-subsystem reference may result in the following combinations of I/O-error conditions and machine-check conditions: An I/O-error condition is reported; no machine-check condition is reported. An I/O-error condition is reported; system recovery, with or without storage-key error uncorrected, is reported. PDInstruction-processing damage, with or without backup and with or without storage-key error uncorrected, is reported. When storage-key error uncorrected is reported, a failingstorage address may or may not also be reported.

Figure 11-1 (Part 2 of 2). Invalid CBC in Storage Keys

Invalid CBC in Registers

When invalid CBC is detected in a CPU register, a machine-check condition may be recognized. CPU registers include the general, floating-point, floating-point-control, access, control, and TOD programmable registers, the current PSW, the prefix register, the TOD clock, the CPU timer, and the clock comparator.

When a machine-check interruption occurs. whether or not it is due to invalid CBC in a CPU register, the following actions affecting the CPU registers, other than the prefix register and the TOD clock, are taken as part of the interruption.

- 1. The contents of the registers are saved in assigned storage locations. Any register which is in error is identified by a corresponding validity bit of zero in the machinecheck-interruption code. Malfunctions detected during register saving do not result in additional machine-check-interruption conditions: instead, the correctness of all the information stored is indicated by the appropriate setting of the validity bits.
- 2. On some models, registers with invalid CBC are then validated, their actual contents being unpredictable. On other models, programmed validation is required.

The prefix register and the TOD clock are not stored during a machine-check interruption, have no corresponding validity bit, and are not validated.

On those models in which registers are not automatically validated as part of the machine-check interruption, a register with invalid CBC will not cause a machine-check-interruption condition unless the contents of the register are actually used. In these models, each register may consist of one or more checking blocks, but multiple registers are not included in a single checking block. When only a portion of a register is accessed. invalid CBC in the unused portion of the same register may cause a machine-check-interruption condition. For example, invalid CBC in the right half of a floating-point register may cause a machine-check-interruption condition if a LOAD (LE) operation attempts to replace the left half, or short form, of the register.

Invalid CBC associated with the prefix register cannot safely be reported by the machine-check interruption, since the interruption itself requires that the prefix value be applied to convert real addresses to the corresponding absolute addresses. Invalid CBC in the prefix register causes the CPU to enter the check-stop state immediately.

On those models which do not validate registers during a machine-check interruption, the following instructions will cause validation of a register, provided the information in the register is not used before the register is validated. Other instructions, although they replace the entire contents of a register, do not necessarily cause validation.

General registers are validated by BRANCH AND SAVE and LOAD ADDRESS executed in the 64-bit addressing mode, by LOAD (LGR), and by LOAD (LG) and LOAD MULTIPLE (LMG) if the operand is on a doubleword boundary.

Floating-point registers are validated by LOAD (LDR) and, if the operand is on a doubleword boundary, by LOAD (LD).

The floating-point-control register is validated by LOAD FLOATING POINT CONTROL REGISTER.

Access registers are validated by LOAD ACCESS MULTIPLE. Only the even-odd access-register pairs that are included in the set of access registers specified for LOAD ACCESS MULTIPLE are validated. Thus, when a single access register is specified, or when a pair of access registers starting with an odd-numbered register is specified, no register is validated.

Control registers may be validated either singly or in groups by using the instruction LOAD CONTROL (LCTLG).

The TOD programmable register, CPU timer, clock comparator, and prefix register are validated by SET CLOCK PROGRAMMABLE REGISTER, SET CPU TIMER, SET CLOCK COMPARATOR, and SET PREFIX, respectively.

The TOD clock is validated by a SET CLOCK instruction that sets the clock.

Programming Note: Depending on the register and the model, the contents of a register may be validated by the machine-check interruption, or the

model may require that a program execute a validating instruction after the machine-check interruption has occurred. In the case of the CPU timer, depending on the model, both the machinecheck interruption and validating instructions may be required to restore the CPU timer to full working order.

Check-Stop State

In certain situations, it is impossible or undesirable to continue operation when a machine error occurs. In these cases, the CPU may enter the check-stop state, which is indicated by the checkstop indicator.

In general, the CPU may enter the check-stop state whenever an uncorrectable error or other malfunction occurs and the machine is unable to recognize a specific machine-check-interruption condition.

The CPU always enters the check-stop state if any of the following conditions exists:

- PSW bit 13 is zero, and an exigent machinecheck condition is generated.
- · During the execution of an interruption due to one exigent machine-check condition, another exigent machine-check condition is detected.
- During a machine-check interruption, the machine-check-interruption code cannot be stored successfully, or the new PSW cannot be fetched successfully.
- Invalid CBC is detected in the prefix register.
- · A malfunction in the receiving CPU, which is detected after accepting the order, prevents the successful completion of a SIGNAL PROCESSOR order and the order was a reset, or the receiving CPU cannot determine what the order was. The receiving CPU enters the check-stop state.

There may be many other conditions for particular models when an error may cause check stop.

When the CPU is in the check-stop state, instructions and interruptions are not executed. The TOD clock is normally not affected by the check-stop state. The CPU timer may or may not run in the check-stop state, depending on the error and the model. The start key and stop key are not effective in this state.

The CPU may be removed from the check-stop state by CPU reset.

In a multiprocessing configuration, a CPU entering the check-stop state generates a request for a malfunction-alert external interruption to all CPUs in the configuration. Except for the reception of a malfunction alert, other CPUs and the I/O system are normally unaffected by the check-stop state in a CPU. However, depending on the nature of the condition causing the check stop, other CPUs may also be delayed or stopped, and channel subsystem and I/O activity may be affected.

System Check Stop

In a multiprocessing configuration, some errors, malfunctions, and damage conditions are of such severity that the condition causes all CPUs in the configuration to enter the check-stop state. This condition is called a system check stop. The state of the channel subsystem and I/O activity is unpredictable.

Machine-Check Interruption

A request for a machine-check interruption, which is made pending as the result of a machine check, is called a machine-check-interruption condition. There are two types of machine-check-interruption conditions: exigent conditions and repressible conditions.

Exigent Conditions

Exigent machine-check-interruption conditions are those in which damage has or would have occurred such that execution of the current instruction or interruption sequence cannot safely continue. Exigent conditions include two subclasses: instruction-processing damage and system damage. In addition to indicating specific exigent conditions, system damage is used to report any malfunction or error which cannot be isolated to a less severe report.

Exigent conditions for instruction sequences can be either nullifying exigent conditions or terminating exigent conditions, according to whether the instructions affected are nullified or terminated. Exigent conditions for interruption sequences are terminating exigent conditions. The terms "nullification" and "termination" have the same

meanings as those used in Chapter 5, "Program Execution," except that more than one instruction may be involved. Thus, a nullifying exigent condition indicates that the CPU has returned to the beginning of a unit of operation prior to the error. A terminating exigent condition means that the results of one or more instructions may have unpredictable values.

Repressible Conditions

Repressible machine-check-interruption conditions are those in which the results of the instructionprocessing sequence have not been affected. Repressible conditions can be delayed, until the completion of the current instruction or even longer, without affecting the integrity of CPU operation. Repressible conditions are of three groups: recovery, alert, and repressible damage. Each group includes one or more subclasses.

A malfunction in the CPU, storage, or operator facilities which has been successfully corrected or circumvented internally without logical damage is called a recovery condition. Depending on the model and the type of malfunction, some or all recovery conditions may be discarded and not reported. Recovery conditions that are reported are grouped in one subclass, system recovery.

A machine-check-interruption condition not directly related to a machine malfunction is called an alert condition. The alert conditions are grouped in two subclasses: degradation and warning.

A malfunction resulting in an incorrect state of a portion of the system not directly affecting sequential CPU operation is called a repressible-damage condition. Repressible-damage conditions are grouped in five subclasses, according to the function affected: timing-facility damage, external channel report pending, damage. channelsubsystem damage, and service-processor damage.

Programming Notes:

1. Even though repressible conditions are usually reported only at normal points of interruption, they may also be reported with exigent machine-check conditions. Thus, if an exigent machine-check condition causes an instruction to be abnormally terminated and a machinecheck interruption occurs to report the exigent

- condition, any pending repressible conditions may also be reported. The meaningfulness of the validity bits depends on what exigent condition is reported.
- 2. Classification of damage as either exigent or repressible does not imply the severity of the damage. The distinction is whether action must be taken as soon as the damage is detected (exigent) or whether the CPU can continue processing (repressible). For a repressible condition, the current instruction can be completed before taking the machinecheck interruption if the CPU is enabled for machine checks; if the CPU is disabled for machine checks, the condition can safely be kept pending until the CPU is again enabled for machine checks.

For example, the CPU may be disabled for machine-check interruptions because it is handling an earlier instruction-processing-damage interruption. If, during that time, an I/O operation encounters a storage error, that condition can be kept pending because it is not expected to interfere with the current machinecheck processing. If, however, the CPU also makes a reference to the area of storage containing the error before re-enabling machinecheck interruptions. another instruction-processing-damage condition created, which is treated as an exigent condition and causes the CPU to enter the checkstop state.

3. A repressible condition may be a floating condition. A floating repressible condition is eligible to cause an interruption on any CPU in the configuration. At the point when a CPU performs an interruption for a floating repressible condition, the condition is no longer eligible to cause an interruption on the remaining CPUs in the configuration.

Interruption Action

A machine-check interruption causes the following actions to be taken. An architectural-mode identification with the value 01 hex is stored at real location 163. The PSW reflecting the point of interruption is stored as the machine-check old PSW in the guadword at real location 352. The contents of other registers are stored in registerreal locations 4608-4863, save areas at 4900-4911, 4892-4895, 4913-4919, and

4928-5119. After the contents of the registers are stored in register-save areas, depending on the model, the registers may be validated with the contents being unpredictable. A machine-checkinterruption code (MCIC) of eight bytes is stored at real locations 232-239. An external-damage code may be stored at real locations 244-247, and a failing-storage address may be stored at real locations 248-255. The new PSW is fetched from real locations 480-495. In addition, a machinecheck logout may have occurred.

The machine-generated addresses used to access the old and new PSW, the MCIC, extended interruption information, and the fixed-logout area are all real addresses.

The fields in assigned storage locations that are accessed during the machine-check interruption are summarized in Figure 11-2.

Information Stored (Fetched)	Starting Location*	Length in Bytes
Architectural-mode identification Old PSW New PSW (fetched) Machine-check-interruption code Register-save areas Floating-point registers 0-15 General registers 0-15 Floating-point control register TOD programmable register CPU timer Clock comparator Access registers 0-15 Control registers 0-15 Extended interruption information External-damage code Failing-storage address Fixed-logout area	163 352 480 232 4608 4736 4892 4900 4904 4913 4928 4992 244 248 4864	1 16 16 8 128 128 4 4 4 8 7 64 128

Explanation:

* All locations are in real storage.

Figure 11-2. Machine-Check-Interruption Locations

If the machine-check-interruption code cannot be stored successfully or the new PSW cannot be fetched successfully, the CPU enters the checkstop state.

A repressible machine-check condition can initiate a machine-check interruption only if both PSW bit 13 is one and the associated subclass mask bit, if any, in control register 14 is also one. When it occurs, the interruption does not terminate the execution of the current instruction; the interruption is taken at a normal point of interruption, and no program or supervisor-call interruptions are

eliminated. If the machine check occurs during the execution of a machine function, such as a CPU-timer update, the machine-check interruption takes place after the machine function has been completed.

When the CPU is disabled for a particular repressible machine-check condition, the condition remains pending. Depending on the model and the condition, multiple repressible conditions may be held pending for a particular subclass, or only one condition may be held pending for a particular subclass, regardless of the number of conditions that may have been detected for that subclass.

When a repressible machine-check interruption occurs because the interruption condition is in a subclass for which the CPU is enabled, pending conditions in other subclasses may also be indicated by the same interruption code, even though the CPU is disabled for those subclasses. All indicated conditions are then cleared.

If a machine check which is to be reported as a system-recovery condition is detected during the execution of the interruption procedure due to a previous machine-check condition, the systemrecovery condition may be combined with the other conditions, discarded, or held pending.

An exigent machine-check condition can cause a machine-check interruption only when PSW bit 13 is one. When a nullifying exigent condition causes a machine-check interruption, the interruption is taken at a normal point of interruption. When a terminating exigent condition causes a machinecheck interruption, the interruption terminates the execution of the current instruction and may eliminate the program and supervisor-call interruptions, if any, that would have occurred if execution had continued. Proper execution of the interruption sequence, including the storing of the old PSW and other information, depends on the nature of the malfunction. When an exigent machine-check condition occurs during the execution of a machine function, such as a CPU-timer update, the sequence is not necessarily completed.

If, during the execution of an interruption due to one exigent machine-check condition, another exigent machine check is detected, the CPU enters the check-stop state. If an exigent machine check is detected during an interruption due to a

repressible machine-check condition, system damage is reported.

When PSW bit 13 is zero, an exigent machinecheck condition causes the CPU to enter the check-stop state.

Machine-check-interruption conditions are handled in the same manner regardless of whether the wait-state bit in the PSW is one or zero: machine-check condition causes an interruption if the CPU is enabled for that condition.

Machine checks which occur while the rate control is set to the instruction-step position are handled in the same manner as when the control is set to the process position; that is, recovery mechanisms are active, and machine-check interruptions occur when allowed. Machine checks occurring during a manual operation may be indicated to the operator, may generate a system-recovery condition, may result in system damage, or may cause a check stop, depending on the model.

Every reasonable attempt is made to limit the side effects of any machine check and the associated interruption. Normally, interruptions, as well as the progress of I/O operations, remain unaffected. The malfunction, however, may affect these activities, and, if the currently active PSW has bit 13 set to one, the machine-check interruption will indicate the total extent of the damage caused, and not just the damage which originated the condition.

Point of Interruption

The point in the processing which is indicated by the interruption and used as a reference point by the machine to determine and indicate the validity of the status stored is referred to as the point of interruption.

Because of the checkpoint capability in models with CPU retry, the interruption resulting from an exigent machine-check-interruption condition may indicate a point in the CPU processing sequence which is logically prior to the error. Additionally, the model may have some choice as to which point in the CPU processing sequence the interruption is indicated, and, in some cases, the status which can be indicated as valid depends on the point chosen.

Only certain points in the processing may be used as a point of interruption. For repressible machine-check interruptions, the point of interruption must be after one unit of operation is comassociated and anv program supervisor-call interruption is taken, and before the next unit of operation is begun.

Exigent machine-check conditions for instruction sequences are those in which damage has or would have occurred to the instruction stream. Thus, the damage can normally be associated with a point part way through an instruction, and this point is called the point of damage. In some cases, there may be one or more instructions separating the point of damage and the point of interruption, and the processing associated with one or more instructions may be damaged. When the point of interruption is a point prior to the point of damage due to a nullifiable exigent machine-check condition, the point of interruption can be only at the same points as for repressible machine-check conditions.

In addition to the point of interruption permitted for repressible machine-check conditions, the point of interruption for a terminating exigent machinecheck condition may also be after the unit of operation is completed but before any associated program or supervisor-call interruption occurs. In this case, a valid PSW instruction address is defined as that which would have been stored in the old PSW for the program or supervisor-call interruption. Since the operation has been terminated, the values in the result fields, other than the instruction address, are unpredictable. Thus, the validity bits associated with fields which are due to be changed by the instruction stream are meaningless when a terminating exigent machinecheck condition is reported.

When the point of interruption and the point of damage due to an exigent machine-check condition separated by а checkpointsynchronization function, the damage has not been isolated to a particular program, and system damage is indicated.

When an exigent machine-check-interruption condition occurs, the point of interruption which is chosen affects the amount of damage which must be indicated. An attempt is made, when possible, to choose a point of interruption which permits the minimum indication of damage. In general, the


preference is the interruption point immediately preceding the error.

When all the status information stored as a result of an exigent machine-check-interruption condition does not reflect the same point, an attempt is made, when possible, to choose the point of interruption so that the instruction address which is stored in the machine-check old PSW is valid.

Machine-Check-Interruption Code

On all machine-check interruptions, a machine-check-interruption code (MCIC) is stored in the doubleword starting at real location 232. The code has the format shown in Figure 11-3.

Bits in the MCIC which are not assigned or not implemented by a particular model are stored as zeros.



Note: All other bits of the MCIC are unassigned and stored as zeros.

Figure 11-3. Machine-Check Interruption-Code Format

Subclass

Bits 0-2 and 4-11 are the subclass bits which identify the type of machine-check condition causing the interruption. At least one of the subclass bits is stored as a one. When multiple errors have occurred, several subclass bits may be set to ones.

System Damage

Bit 0 (SD), when one, indicates that damage has occurred which cannot be isolated to one or more of the less severe machine-check subclasses. When system damage is indicated, the ancillaryreport bit, bit 44, is meaningful, the remaining bits in the machine-check-interruption code are not meaningful, and information stored in the registersave areas and machine-check extendedinterruption fields is not meaningful.

System damage is a terminating exigent condition and has no subclass-mask bit.

Instruction-Processing Damage

Bit 1 (PD), when one, indicates that damage has occurred to the instruction processing of the CPU.

The exact meaning of bit 1 depends on the setting of the backed-up bit, bit 14. When the backed-up bit is one, the condition is called processing backup. When the backed-up bit is zero, the condition is called processing damage. These two conditions are described in "Synchronous Machine-Check-Interruption Conditions" on page 11-18.

Instruction-processing damage can be a nullifying or a terminating exigent condition and has no subclass-mask bit.

System Recovery

Bit 2 (SR), when one, indicates that malfunctions were detected but did not result in damage or have been successfully corrected. Some malfunctions detected as part of an I/O operation may result in a system-recovery condition in addition to an I/O-error condition. The presence and extent of the system-recovery capability depend on the model.

System recovery is a repressible condition. It is masked by the recovery subclass-mask bit, which is in bit position 36 of control register 14.

Programming Notes:

- 1. System recovery may be used to report a failing-storage address detected by a CPU prefetch or by an I/O operation.
- 2. Unless the corresponding validity bits are ones, the indication of system recovery does not imply storage logical validity or that the fields stored as a result of the machine-check interruption are valid.

Timing-Facility Damage

Bit 4 (CD), when one, indicates that damage has occurred to the TOD clock, CPU timer, clock comparator, or TOD programmable register, or to the CPU-timer or clock-comparator externalinterruption conditions. The timing-facility-damage machine-check condition is set whenever any of the following occurs:

- 1. The TOD clock enters the error or notoperational state.
- 2. The CPU timer is damaged, and the CPU is enabled for CPU-timer external interruptions. On some models, this condition may be recognized even when the CPU is not enabled for CPU-timer interruptions. Depending on the model, the machine-check condition may be generated only as the CPU timer enters an error state. Or, the machine-check condition may be continuously generated whenever the CPU is enabled for CPU-timer interruptions. until the CPU timer is validated.
- 3. The clock comparator is damaged, and the CPU is enabled for clock-comparator external interruptions. On some models, this condition may be recognized even when the CPU is not enabled for clock-comparator interruptions.

Timing-facility damage may also be set along with instruction-processing damage when an instruction which accesses the TOD clock, CPU timer, or clock comparator produces incorrect results. Depending on the model, the TOD programmable register, CPU timer, or clock comparator may be validated by the interruption which reports the TOD clock, CPU timer, or clock comparator as invalid.

Timing-facility damage is a repressible condition. It is masked by the external-damage subclassmask bit, which is in bit position 38 of control register 14.

Timing-facility-damage conditions for the CPU timer and the clock comparator are not recognized on most models when these facilities are not in use. The facilities are considered not in use when the CPU is disabled for the corresponding external interruptions (PSW bit 7, or the subclass-mask bits, bits 52 and 53 of control register 0, are zeros), and when the corresponding set and store instructions are not executed. Timing-facility-damage conditions that are already pending remain pending, however, when the CPU is disabled for the corresponding external interruption.

Timing-facility-damage conditions due to damage to the TOD clock are always recognized.

External Damage

Bit 5 (ED), when one, indicates that damage has occurred during operations not directly associated with processing the current instruction.

When bit 5, external damage, is one and bit 26, external-damage-code validity, is also one, the external-damage code has been stored to indicate, in more detail, the cause of the external-damage machine-check interruption. When the external damage cannot be isolated to one or more of the conditions as defined in the external-damage code, or when the detailed indication for the condition is not implemented by the model, external damage is indicated with bit 26 set to zero. The presence and extent of reporting external damage depend on the model.

External damage is a repressible condition. It is masked by the external-damage subclass-mask bit, which is in bit position 38 of control register 14.

Degradation

Bit 7 (DG), when one, indicates that continuous degradation of system performance, more serious than that indicated by system recovery, has occurred. Degradation may be reported when system-recovery conditions exceed a machine-preestablished threshold or when unit deletion has occurred. The presence and extent of the degradation-report capability depend on the model.

Degradation is a repressible condition. It is masked by the degradation subclass-mask bit, which is in bit position 37 of control register 14.

Warning

Bit 8 (W), when one, indicates that damage is imminent in some part of the system (for example, that power is about to fail, or that a loss of cooling is occurring). Whether warning conditions are recognized depends on the model.

If the condition responsible for the imminent damage is removed before the interruption request is honored (for example, if power is restored), the request does not remain pending, and no interruption occurs. Conversely, the request is not cleared by the interruption, and, if the condition persists, more than one interruption may result from the same condition.

Warning is a repressible condition. It is masked by the warning subclass-mask bit, which is in bit position 39 of control register 14.

Channel Report Pending

Bit 9 (CP), when one, indicates that a channel report, consisting of one or more channel-report words, has been made pending, and the contents of the channel-report words describe, in further detail, the effect of the malfunction and the results of analysis or the action performed. A channel report becomes pending when one of the following conditions has occurred:

- Channel-subsystem recovery has been completed. The channel-subsystem recovery may have been initiated with no prior notice to the program or may have been a result of a condition previously reported to the program.
- 2. The function specified by RESET CHANNEL PATH has been completed.

A channel report may also become pending under other conditions.

The channel-report words which make up the channel report may be cleared, one at a time, by execution of the instruction STORE CHANNEL REPORT WORD, which is described in Chapter 14, "I/O Instructions."

Bit 9 is meaningless when channel-subsystem damage is reported.

Channel report pending is a floating repressible condition. It is masked by the channel-report-pending subclass-mask bit, which is in bit position 35 of control register 14.

Service-Processor Damage

Bit 10 (SP), when one, indicates that damage has occurred to the service processor. processor damage may be made pending at all CPUs in the configuration, or it may be detected independently by each CPU. The presence and extent of reporting service-processor damage depend on the model.

Service-processor damage is a repressible condition and has no subclass-mask bit.

Channel-Subsystem Damage

Bit 11 (CK), when one, indicates that an error or malfunction has occurred in the channel subsystem, or that the channel subsystem is in the check-stop state. The channel subsystem enters the check-stop state when a malfunction occurs which is so severe that the channel subsystem cannot continue, or if power is lost in the channel subsystem.

Channel-subsystem damage is а floating repressible condition and has no subclass-mask bit.

Subclass Modifiers

Bits 14 (B), 34 (DA), and 44 (AP) of the machinecheck-interruption code act as modifiers to the subclass bits.

Backed Up

Bit 14 (B), when one, indicates that the point of interruption is at a checkpoint before the point of This bit is meaningful only when the instruction-processing-damage bit, bit 1, is also set to one. The presence and extent of the capability to indicate a backed-up condition depend on the model.

Delayed Access Exception

Bit 34 (DA), when one, indicates that an access exception was detected during a storage access using DAT when no such exception was detected by an earlier test for access exceptions.

Bit 34 is a modifier to instruction-processing damage (bit 1) and is meaningful only when bit 1 of the machine-check-interruption code is one. When bit 1 is zero, bit 34 has no meaning. The

presence and extent of reporting delayed access exception depend on the model.

The occurrence of a Programming Note: delayed access exception normally indicates that the program is using an improper procedure to update the DAT tables.

Ancillary Report

Bit 44 (AP), when one, indicates that a malfunction of a system component has occurred which has been recognized previously or which has affected the activities of multiple system elements such as CPUs and subchannels. When the malfunction affects the activities of multiple elements. an ancillary-report condition is recognized for all of the affected elements except one. This bit, when zero, indicates that this malfunction of a system component has not been recognized previously. This bit is meaningful for all conditions indicated by either the machine-check-interruption code or the external-damage code.

Depending on the model, recognition of an ancillary-report condition may not be provided, or it may not be provided for all system malfunctions. When ancillary-report recognition is not provided, bit 44 is set to zero.

Synchronous Machine-Check-Interruption **Conditions**

The instruction-processing damage and backed-up bits, bits 1 and 14 of the machine-checkinterruption code, identify, in combination, two conditions.

Bit 1	Bit 14	Name of Condition
1	0	Processing damage
1	1	Processing backup

Processing Backup

The processing-backup condition indicates that the point of interruption is prior to the point, or points, of error. This is a nullifying exigent condition. When all of the other CPU-related-damage subclasses and modifiers of the machine-checkinterruption code are zero, and certain validity bits associated with CPU status are indicated as valid. then the machine has successfully returned to a checkpoint prior to the malfunction, and no damage has yet occurred to the CPU.

The subclass bits which must be zero for no damage to have occurred are as follows:

MCIC

Bit Name

- 0 System damage
- 4 Timing-facility damage

The delayed-access-exception subclass-modifier bit, MCIC bit 34, must be zero for no damage to have occurred.

The validity bits in the machine-check-interruption code which must be one for no damage to have occurred are as follows:

MCIC

• . •	
Bit	Name
20	PSW MWP bits
21	PSW mask and key
22	PSW program mask and condition code
23	PSW instruction address
27	Floating-point registers
28	General registers
29	Control registers
31	Storage logical validity (result fields within
	current checkpoint interval)
33	Access registers
42	TOD programmable register
43	Floating-point-control register
46	CPU timer
47	Clock comparator

Programming Note: The processing-backup condition is reported rather than system recovery to indicate that a malfunction or failure stands in the way of continued operation of the CPU. The malfunction has not been circumvented, and damage would have occurred if instruction processing had continued.

Processing Damage

The processing-damage condition indicates that damage has occurred to the instruction processing of the CPU. The point of interruption is a point beyond some or all of the points of damage. Processing damage is a terminating exigent condition; therefore, the contents of result fields may be unpredictable and still indicated as valid.

Processing damage may include malfunctions in program-event recording, monitor call, tracing,

access-register translation, and dynamic address Processing damage causes any translation. supervisor-call-interruption condition and programinterruption condition to be discarded. However, the contents of the old PSW and interruption-code locations for these interruptions may be set to unpredictable values.

Storage Errors

Bits 16-18 of the machine-check-interruption code are used to indicate an invalid CBC or a near-valid CBC detected in main storage or an invalid CBC in a storage key. Bit 19, storage degradation, may be indicated concurrently with bit 17. The failing-storage-address field, when indicated as valid, identifies a location within the storage checking block containing the error, or, for storage-key error uncorrected, within the block associated with the storage key. Bit 32, indirect storage error, may be set to one to indicate that the location designated by the failing-storage address is not the original source of the error.

The storage-error-uncorrected and storage-keyerror-uncorrected bits do not in themselves indicate the occurrence of damage because the error detected may not have affected a result. The portion of the configuration affected by an invalid CBC is indicated in the subclass field of the machine-check-interruption code.

Storage errors detected for a channel program, when indicated as I/O-error conditions, may also be reported as system recovery. CBC errors that occur in storage or in the storage key and that are detected on prefetched or unused data for a CPU program may or may not be reported, depending on the model.

Storage Error Uncorrected

Bit 16 (SE), when one, indicates that a checking block in main storage contained invalid CBC and that the information could not be corrected. The contents of the checking block in main storage have not been changed. The location reported may have been accessed or prefetched for this CPU or another CPU or a channel program, or it may have been accessed as the result of a model-dependent storage access.

Storage Error Corrected

Bit 17 (SC), when one, indicates that a checking block in main storage contained near-valid CBC and that the information has been corrected before being used. Depending on the model, the contents of the checking block in main storage may or may not have been restored to valid CBC. The location reported may have been accessed or prefetched for this CPU or for another CPU or for a channel program, or it may have been accessed as the result of a model-dependent storage access. The presence and extent of the storageerror-correction capability depend on the model. This indication may or may not be accompanied by an indication of storage degradation, bit 19 (DS).

Storage-Key Error Uncorrected

Bit 18 (KE), when one, indicates that a storage key contained invalid CBC and that the information could not be corrected. The contents of the checking block in the storage key have not been The storage key may have been accessed or prefetched for this CPU or for another CPU or for a channel program, or it may have been accessed as the result of a modeldependent storage access.

Storage Degradation

Bit 19 (DS), when one, indicates that degradation of the recovery characteristics has occurred for the 4K-byte block reported by the failing-storage address.

Storage degradation indicates that although the associated storage error has been corrected, there are solid failures associated with the storage block (or with its associated key) that cause the correction process to take a substantial amount of time, and that if an additional error occurs in the block, the error may not be correctable or may go undetected. Thus, this bit indicates that use of the indicated block of storage should be avoided, if possible.

The indication of storage degradation has only when failing-storage-address validity, MCIC bit 24, is also one. The presence and extent of reporting storage degradation depend on the model.

Programming Note: Because storage degradation is normally reported with system recovery, the recovery subclass mask, bit 36 of control register 14, should be set to one in order for storage degradation to be indicated.

Indirect Storage Error

Bit 32 (IE), when one, indicates that the physical main-storage location identified by the failingstorage address is not the original source of the error. Instead, the error originated in another level of the storage hierarchy and has been propagated to the current physical-storage portion of the storage hierarchy. Bit 32 is meaningful only when bit 16 or 18 (storage error uncorrected or storage-key error uncorrected) of the machinecheck-interruption code is one. When bits 16 and 18 are both zeros, bit 32 has no meaning.

For errors originating outside the storage hierarchy, the attempt to store is rejected, and the appropriate error indication is presented. When an error is detected during implicit movement of information inside the storage hierarchy, the action is not rejected and reported in this manner because the movement may be asynchronous and may be initiated as the result of an attempt to access completely unrelated information. Instead, errors in the contents of the source during implicit moving of information from one portion of the storage hierarchy to another may be preserved in the target area by placing a special invalid CBC in the checking block associated with the target location. These propagated errors, when detected later, are reported as indirect storage errors. The original source of such an error may have been in a cache associated with an I/O processor or a CPU, or the error may have been the result of a data-path failure in transmitting data from one portion of the storage hierarchy to another. Additionally, a propagated error may be generated during the movement of data from one physical portion of storage to another as the result of a storage-reconfiguration action.

The presence and extent of reporting indirect storage error depend on the model.

Programming Note: See the programming notes under TEST BLOCK in Chapter 10, "Control Instructions" for the action which should be taken after storage errors are reported.

Machine-Check Interruption-Code Validity Bits

Bits 20-24, 26-29, 31, 33, 42, 43, 46, and 47 of the machine-check-interruption code are validity bits. Each bit indicates the validity of a particular field in storage. With the exception of the storage-logical-validity bit (bit 31), each bit is associated with a field stored during the machine-check interruption. When a validity bit is one, it indicates that the saved value placed in the corresponding storage field is valid with respect to the indicated point of interruption and that no error was detected when the data was stored.

When a validity bit is zero, one or more of the following conditions may have occurred: the original information was incorrect, the original information had invalid CBC, additional malfunctions were detected while storing the information, or none or only part of the information was stored. Even though the information is unpredictable, the machine attempts, when possible, to place valid CBC in the storage field and thus reduce the possibility of additional machine checks being caused.

The validity bits for the floating-point registers, general registers, control registers, access registers, TOD programmable register, floating-point control register, CPU timer, and clock comparator indicate the validity of the saved value placed in the corresponding save area. The information in these registers after the machine-check interruption is not necessarily correct even when the correct value has been placed in the save area and the validity bit set to one. The use of the registers and the operation of the facility associated with the control registers, floating-point control register, TOD programmable register, CPU timer, and clock comparator are unpredictable until these registers are validated. (See "Invalid CBC in Registers" on page 11-10.)

PSW-MWP Validity

Bit 20 (WP), when one, indicates that bits 12-15 of the machine-check old PSW are correct.

PSW Mask and Key Validity

Bit 21 (MS), when one, indicates that the system mask, PSW key, and miscellaneous bits of the machine-check old PSW are correct. specifically, this bit covers bits 0-11, 16, 17, 24-30, and 33-63 of the PSW.

PSW Program-Mask and Condition-Code Validity

Bit 22 (PM), when one, indicates that the program mask and condition code of the machine-check old PSW are correct.

PSW-Instruction-Address Validity

Bit 23 (IA), when one, indicates that the addressing-mode and instruction-address bits, bits 31, 32, and 64-127, of the machine-check old PSW are correct.

Failing-Storage-Address Validity

Bit 24 (FA), when one, indicates that a correct failing-storage address has been stored at real location 248-255 after a storage-error-uncorrected, storage-key-error-uncorrected, or storage-error-corrected condition has occurred. The presence and extent of the capability to identify the failing-storage location depend on the model. When no such errors are reported, that is, bits 16-18 of the machine-check-interruption code are zeros, the failing-storage address is meaningless, even though it may be indicated as valid.

External-Damage-Code Validity

Bit 26 (EC), when one, and provided that bit 5, external damage, is also one, indicates that a valid external-damage code has been stored in the word at real location 244. When bit 5 is zero, bit 26 has no meaning.

Floating-Point-Register Validity

Bit 27 (FP), when one, indicates that the contents of the floating-point-register save area at real locations 4608-4735 reflect the correct state of the floating-point registers at the point of interruption.

General-Register Validity

Bit 28 (GR), when one, indicates that the contents of the general-register save area at real locations 4736-4863 reflect the correct state of the general registers at the point of interruption.

Control-Register Validity

Bit 29 (CR), when one, indicates that the contents of the control-register save area at real locations 4992-5119 reflect the correct state of the control registers at the point of interruption.

Storage Logical Validity

Bit 31 (ST), when one, indicates that the storage locations, the contents of which are modified by the instructions being executed, contain the correct information relative to the point of interruption. That is, all stores before the point of interruption are completed, and all stores, if any, after the point of interruption are suppressed. When a store before the point of interruption is suppressed because of an invalid CBC, the storage-logical-validity bit may be indicated as one, provided that the invalid CBC has been preserved as invalid.

When instruction-processing damage is indicated but processing backup is not indicated, the storage-logical-validity bit has no meaning.

Storage logical validity reflects only the instructionprocessing activity and does not reflect errors in the state of storage as the result of either I/O operations or the storing of the old PSW and other interruption information.

Access-Register Validity

Bit 33 (AR), when one, indicates that the contents of the access-register save area at real locations 4928-4991 reflect the correct state of the access registers at the point of interruption.

TOD-Programmable-Register Validity

Bit 42 (PR), when one, indicates that the contents of the TOD-programmable-register save area at real locations 4900-4903 reflect the correct state of the TOD programmable register at the point of interruption.

Floating-Point-Control-Register Validity

Bit 43 (FC), when one, indicates that the contents of the floating-point-control-register save area at real locations 4892-4895 reflect the correct state of the floating-point-control register at the point of interruption.

CPU-Timer Validity

Bit 46 (CT), when one, indicates that the CPU timer is not in error and that the contents of the CPU-timer save area at real locations 4904-4911 reflect the correct state of the CPU timer at the time the interruption occurred.

Clock-Comparator Validity

Bit 47 (CC), when one, indicates that the clock comparator is not in error, that the contents of the clock-comparator save area at real locations 4913-4919 reflect the correct state of the clock comparator at the time the interruption occurred, and that zeros have been stored at real location 4912.

Programming Note: The validity bits must be used in conjunction with the subclass bits and the backed-up bit in order to determine the extent of the damage caused by a machine-check condi-No damage has occurred to the system when all of the following are true:

- The four PSW-validity bits, the six registervalidity bits, the two timing-facility-validity bits, and the storage-logical-validity bit are all ones.
- Subclass bits 0, 4, 5, 10, and 11 are zeros.
- The instruction-processing-damage bit is zero or, if one, the backed-up bit is also one.
- The delayed-access-exception bit is zero.

Machine-Check Extended Interruption Information

As part of the machine-check interruption, in some cases, extended interruption information is placed in fixed areas assigned in storage. The contents of registers associated with the CPU are placed in register-save areas. For external damage, additional information is provided for some models by storing an external-damage code. When storage error uncorrected, storage error corrected, or storage-key error uncorrected is indicated, the failing-storage address is saved.

Each of these fields has associated with it a validity bit in the machine-check-interruption code. If, for any reason, the machine cannot store the proper information in the field, the associated validity bit is set to zero.

Register-Save Areas

As part of the machine-check interruption, the current contents of the CPU registers, except for the prefix register and the TOD clock, are stored in eight register-save areas assigned in storage. Each of these areas has associated with it a validity bit in the machine-check-interruption code.

If, for any reason, the machine cannot store the proper information in the field, the associated validity bit is set to zero.

The following are the eight sets of registers and the real locations in storage where their contents are saved during a machine-check interruption.

Locations	Registers
4608-4735	Floating-point registers 0-15
4736-4863	General registers 0-15
4892-4895	Floating-point-control register
4900-4903	TOD programmable register
4904-4911	CPU timer
4913-4919	Clock comparator
4928-4991	Access registers 0-15
4992-5119	Control registers 0-15

External-Damage Code

The word at real location 244 is the external-damage code. This field, when implemented and indicated as valid, describes the cause of external damage. The field is valid only when the external-damage bit and the external-damage-code-validity bit (bits 5 and 26 in the machine-check-interruption code) are both ones. The presence and extent of reporting an external-damage code depend on the model.

The external-damage code has the following format:

ETR Sync Check (SC): Bit 19, when one, indicates that bits 32 through the rightmost incremented bit of a running clock are not in synchronism with the same bits of the ETR.

If the condition happens more than once before the interruption occurs, the condition is generated only once. The condition is generated for all CPUs in the configuration, and the condition for a CPU is cleared by the interruption taken by the CPU.

Reserved: Bits 0-7, 10-16, and 21-31 are reserved for future expansion and are always set to zero.

Failing-Storage Address

When storage error uncorrected, storage error corrected, or storage-key error uncorrected is indicated in the machine-check-interruption code, the associated address, called the failing-storage address, is stored at real locations 248-255. The field is valid only if the failing-storage-address validity bit, bit 24 of the machine-check-interruption code, is one.

In the case of storage errors, the failing-storage address may designate any byte within the checking block. For storage-key error uncorrected, the failing-storage address may designate any address within the block of storage associated with the storage key that is in error. When an error is detected in more than one location before the interruption, the failing-storage address may designate any of the failing locations. The address stored is an absolute address; that is, the value stored is the address that is used to reference storage after dynamic address translation and prefixing have been applied.

Handling of Machine-Check Conditions

Floating Interruption Conditions

An interruption condition which is made available to any CPU in a multiprocessing configuration is called a floating interruption condition. The first CPU that accepts the interruption clears the interruption condition, and it is no longer available to any other CPU in the configuration.

Floating interruption conditions include service-signal external-interruption and I/O-interruption conditions. Two machine-check-interruption conditions, channel report pending and channel-subsystem damage, are floating interruption conditions. Depending on the model, some machine-check-interruption conditions associated with system recovery and warning may also be floating interruption conditions.

A floating interruption is presented to the first CPU in the configuration which is enabled for the interruption condition and can accept the interruption. A CPU cannot accept the interruption when the CPU is in the check-stop state, has an invalid

prefix, is performing an unending string of interruptions due to a PSW-format error of the type that is recognized early, or is in the stopped state. However, a CPU with the rate control set to instruction step can accept the interruption when the start key is activated.

Programming Note: When a CPU enters the check-stop state in a multiprocessing configuration, the program on another CPU can determine whether a floating interruption may have been reported to the failing CPU and then lost. This can be accomplished if the interruption program places zeros in the real storage locations containing old PSWs and interruption codes after the interruption has been handled (or has been moved into another area for later processing). After a CPU enters the check-stop state, the program on another CPU can inspect the old-PSW and interruption-code locations of the failing CPU. A nonzero value in an old PSW or interruption code indicates that the CPU has been interrupted but the program did not complete the handling of the interruption.

Floating Machine-Check-Interruption **Conditions**

Floating machine-check-interruption conditions are reset only by the manually initiated resets through the operator facilities. When a machine check occurs which prohibits completion of a floating machine-check interruption, the interruption condition is no longer considered a floating interruption condition, and system damage is indicated.

Floating I/O Interruptions

The detection of a machine malfunction by the channel subsystem, while in the process of presenting an I/O-interruption request for a floating I/O interruption, may be reported as channel report pending or as channel-subsystem damage. Detection of a machine malfunction by a CPU, while in the process of accepting a floating I/O interruption, is reported as system damage.

Machine-Check Masking


All machine-check interruptions are under control of the machine-check mask. PSW bit 13. In addition, some machine-check conditions are controlled by subclass masks in control register 14.

The exigent machine-check conditions (system

damage and instruction-processing damage) are controlled only by the machine-check mask, PSW bit 13. When PSW bit 13 is one, an exigent condition causes a machine-check interruption. When PSW bit 13 is zero, the occurrence of an exigent machine-check condition causes the CPU to enter the check-stop state.

The repressible machine-check conditions, except channel-subsystem damage and service-processor damage, are controlled both by the machine-check mask, PSW bit 13, and by five subclass-mask bits in control register 14. If PSW bit 13 is one and one of the subclass-mask bits is one, the associated condition initiates a machine-check inter-If a subclass-mask bit is zero, the ruption. associated condition does not initiate an interruption but is held pending. However, when a machine-check interruption is initiated because of a condition for which the CPU is enabled, those conditions for which the CPU is not enabled may be presented along with the condition which initiates the interruption. All conditions presented are then cleared.

Control register 14 contains mask bits that specify whether certain conditions can cause machinecheck interruptions. It has the following format:



Bits 35-39 of control register 14 are the subclass masks for repressible machine-check conditions. In addition, bit 32 of control register 14 is initialized to one but is otherwise ignored by the machine.

Programming Note: The program should avoid, whenever possible, operating with PSW bit 13, the machine-check mask, set to zero, since any exigent machine-check condition which is recognized during this situation will cause the CPU to enter the check-stop state. In particular, the program should avoid executing I/O instructions or allowing I/O interruptions with PSW bit 13 zero.

Channel-Report-Pending Subclass Mask

Bit 35 (CM) of control register 14 controls channelreport-pending interruption conditions. This bit is initialized to zero.

Recovery Subclass Mask

Bit 36 (RM) of control register 14 controls systemrecovery interruption conditions. This bit is initialized to zero.

Degradation Subclass Mask

Bit 37 (DM) of control register 14 controls degradation interruption conditions. This bit is initialized to zero.

External-Damage Subclass Mask

Bit 38 (EM) of control register 14 controls timingfacility-damage and external-damage interruption conditions. This bit is initialized to one.

Warning Subclass Mask

Bit 39 (WM) of control register 14 controls warning interruption conditions. This bit is initialized to zero.

Machine-Check Logout

As part of the machine-check interruption, some models may place model-dependent information in the fixed-logout area. This area is 16 bytes in length and starts at real location 4864.

Summary of Machine-Check Masking

A summary of machine-check masking is given in Figure 11-4 and Figure 11-5 on page 11-26.

Machine-Check Condition		Sub-	Action when CPU
MCIC Bit	Subclass	Class Mask	Disabled for Subclass
0 1 2 4 5 7 8 9 10	System damage Instruction-processing damage System recovery Timing-facility damage External damage Degradation Warning Channel report pending Service-processor damage Channel-subsystem damage	- RM EM EM DM WM CM	Check stop Check stop Y P P P P P P P

Explanation:

- The condition does not have a subclass mask.
- P Indication is held pending.
- Y Indication may be held pending or may be discarded.
- CM Channel-report-pending subclass mask (bit 35 of CR14).
- DM Degradation subclass mask (bit 37 of CR14).
- EM External-damage subclass mask (bit 38 of CR14).
- RM Recovery subclass mask (bit 36 of CR14).
- WM Warning subclass mask (bit 39 of CR14).

Figure 11-4. Machine-Check-Condition Masking

Bit Description	Control Register 14 Bit Position	State of Bit on Initial CPU Reset
Channel-report-pending subclass mask	35	0
Recovery subclass mask	36	0
Degradation subclass mask	37	0
External-damage subclass mask	38	1
Warning subclass mask	39	0

Figure 11-5. Machine-Check Control-Register Bits

Chapter 12. Operator Facilities

Manual Indicator
Power Controls
Rate Control
Restart Key
Start Key
Stop Key
Store-Status Key
System-Reset-Clear Key
System-Reset-Normal Key 12-5
Test Indicator
TOD-Clock Control
Wait Indicator
Multiprocessing Configurations 12-6

Manual Operation

The operator facilities provide functions for the manual operation and control of the machine. The functions include operator-to-machine communication, indication of machine status, control over the setting of the TOD clock, initial program loading, resets, and other manual controls for operator intervention in normal machine operation.

A model may provide additional operator facilities which are not described in this chapter. Examples are the means to indicate specific error conditions in the equipment, to change equipment configurations, and to facilitate maintenance. Furthermore, controls covered in this chapter may have additional settings which are not described here. Such additional facilities and settings may be described in the appropriate System Library publication.

Most models provide, in association with the operator facilities, a console device which may be used as an I/O device for operator communication with the program; this console device may also be used to implement some or all of the facilities described in this chapter.

The operator facilities may be implemented on different models in various technologies and configurations. On some models, more than one set of physical representations of some keys, controls, and indicators may be provided, such as on multiple local or remote operating stations, which may be effective concurrently.

A machine malfunction that prevents a manual operation from being performed correctly, as defined for that operation, may cause the CPU to enter the check-stop state or give some other indication to the operator that the operation has failed. Alternatively, a machine malfunction may cause a machine-check-interruption condition to be recognized.

Basic Operator Facilities

Address-Compare Controls

The address-compare controls provide a way to stop the CPU when a preset address matches the address used in a specified type of main-storage reference.

One of the address-compare controls is used to set up the address to be compared with the storage address.

Another control provides at least two positions to specify the action, if any, to be taken when the address match occurs:

- 1. The normal position disables the address-compare operation.
- The stop position causes the CPU to enter the stopped state on an address match. When the control is in this setting, the test indicator is on. Depending on the model and the type of reference, pending I/O, external, and

© Copyright IBM Corp. 1990-2001 12-1

machine-check interruptions may or may not be taken before entering the stopped state.

A third control may specify the type of storage reference for which the address comparison is to be made. A model may provide one or more of the following positions, as well as others:

- 1. The any position causes the address comparison to be performed on all storage references.
- 2. The data-store position causes address comparison to be performed when storage is addressed to store data.
- 3. The I/O position causes address comparison to be performed when storage is addressed by the channel subsystem to transfer data or to fetch a channel-command or indirect-dataaddress word. Whether references to the measurement block, interruption-response block, channel-path-status word, channelreport word. subchannel-status subchannel-information block, and operationrequest block cause a match to be indicated depends on the model.
- 4. The instruction-address position causes address comparison to be performed when storage is addressed to fetch an instruction. The rightmost bit of the address setting may or may not be ignored. The match is indicated only when the first byte of the instruction is fetched from the selected location. It depends on the model whether a match is indicated when fetching the target instruction of EXECUTE.

Depending on the model and the type of reference, address comparison may be performed on virtual, real, or absolute addresses, and it may be possible to specify the type of address.

In a multiprocessing configuration, it depends on the model whether the address setting applies to one or all CPUs in the configuration and whether an address match causes one or all CPUs in the configuration to stop.

Alter-and-Display Controls

The operator facilities provide controls and procedures to permit the operator to alter and display the contents of locations in storage, the storage keys, the general, floating-point, floating-pointcontrol, access, and control registers, the prefix, and the PSW.

Before alter-and-display operations may be performed, the CPU must first be placed in the During alter-and-display operstopped state. ations, the manual indicator may be turned off temporarily, and the start and restart keys may be inoperative.

Addresses used to select storage locations for alter-and-display operations are real addresses. The capability of specifying logical, virtual, or absolute addresses may also be provided.

Architectural-Mode Indicator

The architectural-mode indicator shows the architectural mode of operation (the ESA/390 mode, z/Architecture mode, or some other mode) selected by the last architectural-mode-selection operation and by the last SIGNAL PROCESSOR set-architecture order or the last reset that determined the mode.

Architectural-Mode-Selection Controls

The architectural-mode-selection controls provide for the selection of either the ESA/390 architectural mode of operation or, possibly, some other architectural mode of operation. (The z/Architecture mode is selected from the ESA/390 mode by the SIGNAL PROCESSOR setarchitecture order.) Depending on the model, the architectural-mode selection may be provided as part of the IML operation or may be a separate operation.

As part of the architectural-mode-selection process, all CPUs and the associated channelsubsystem components in a particular configuration are placed in the same architectural mode.

Check-Stop Indicator

The check-stop indicator is on when the CPU is in the check-stop state. Reset operations normally cause the CPU to leave the check-stop state and thus turn off the indicator. The manual indicator may also be on in the check-stop state.

IML Controls

The IML controls provided with some models perform initial machine loading (IML), which is the loading of licensed internal code into the machine. The IML operation, when provided, may be used to select the ESA/390 mode or, possibly, some other mode of operation.

When the IML operation is completed, the state of the affected CPUs, channel subsystem, main storage, and operator facilities is the same as if a power-on reset had been performed, except that the value and state of the TOD clock are not changed. The contents of expanded storage may have been cleared to zeros with valid checking-block code or may have remained unchanged, depending on the model.

The IML controls are effective while the power is on.

Interrupt Key

When the interrupt key is activated, an externalinterruption condition indicating the interrupt key is generated. (See "Interrupt Key" on page 6-12.)

The interrupt key is effective when the CPU is in the operating or stopped state. It depends on the model whether the interrupt key is effective when the CPU is in the load state.

Load Indicator

The load indicator is on during initial program loading, indicating that the CPU is in the load state. The indicator goes on for a particular CPU when the load-clear or load-normal key is activated for that CPU and the corresponding operation is started. It goes off after the new PSW is

loaded successfully. For details, see "Initial Program Loading" on page 4-47.)

Load-Clear Key

Activating the load-clear key causes a reset operation to be performed and initial program loading to be started by using the I/O device designated by the load-unit-address controls. Clear reset is performed on the configuration. For details, see "Resets" on page 4-41 and "Initial Program Loading" on page 4-47.

The load-clear key is effective when the CPU is in the operating, stopped, load, or check-stop state.

Load-Normal Key

Activating the load-normal key causes a reset operation to be performed and initial program loading to be started by using the I/O device designated by the load-unit-address controls. Initial CPU reset is performed on the CPU for which the load-normal key was activated, CPU reset is propagated to all other CPUs in the configuration, and a subsystem reset is performed on the remainder of the configuration. For details, see "Resets" on page 4-41 and "Initial Program Loading" on page 4-47.

The load-normal key is effective when the CPU is in the operating, stopped, load, or check-stop state.

Load-Unit-Address Controls

The load-unit-address controls specify four hexadecimal digits, which provide the device number used for initial program loading. For details, see "Initial Program Loading" on page 4-47.

Manual Indicator

The manual indicator is on when the CPU is in the stopped state. Some functions and several manual controls are effective only when the CPU is in the stopped state.

Power Controls

The power controls are used to turn the power on and off.

The CPUs, storage, channel subsystem, operator facilities, and I/O devices may all have their power turned on and off by common controls, or they may have separate power controls. When a particular unit has its power turned on, that unit is reset. The sequence is performed so that no instructions or I/O operations are performed until explicitly specified. The controls may also permit power to be turned on in stages, but the machine does not become operational until power on is complete.

When the power is completely turned on, an IML operation is performed on models which have an IML function. A power-on reset is then initiated (see "Resets" on page 4-41). It depends on the model whether the architectural mode of operation can be selected when the power is turned on, or whether the mode-selection controls have to be used to change the mode after the power is on.

Rate Control

The setting of the rate control determines the effect of the start function and the manner in which instructions are executed.

The rate control has at least two positions. The normal position is the process position. Another position is the instruction-step position. When the rate control is set to the process position and the start function is performed, the CPU starts operating at normal speed. When the rate control is set to the instruction-step position and the waitstate bit is zero, one instruction or, for interruptible instructions, one unit of operation is executed, and all pending allowed interruptions are taken before the CPU returns to the stopped state. When the rate control is set to the instruction-step position and the wait-state bit is one, no instruction is executed, but all pending allowed interruptions are taken before the CPU returns to the stopped state. For details, see "Stopped, Operating, Load, and Check-Stop States" on page 4-1.

The test indicator is on while the rate control is not set to the process position.

If the setting of the rate control is changed while the CPU is in the operating or load state, the results are unpredictable.

Restart Key

Activating the restart key initiates a restart interruption. (See "Restart Interruption" page 6-45.)

The restart key is effective when the CPU is in the operating or stopped state. The key is not effective when the CPU is in the check-stop state. It depends on the model whether the restart key is effective when any CPU in the configuration is in the load state.

The effect is unpredictable when the restart key is activated while any CPU in the configuration is in the load state. In particular, if the CPU performs a restart interruption and enters the operating state while another CPU is in the load state, operations I/O instructions, **SIGNAL** such as the PROCESSOR instruction, and the INVALIDATE PAGE TABLE ENTRY instruction may not operate according to the definitions given in this publication.

Start Key

Activating the start key causes the CPU to perform the start function. (See "Stopped, Operating, Load, and Check-Stop States" on page 4-1.)

The start key is effective only when the CPU is in the stopped state. The effect is unpredictable when the stopped state has been entered by a reset.

Stop Key

Activating the stop key causes the CPU to perform the stop function. (See "Stopped, Operating, Load, and Check-Stop States" on page 4-1.)

The stop key is effective only when the CPU is in the operating state.

Operation Note: Activating the stop key has no effect when:

· An unending string of certain program or external interruptions occurs.

- The prefix register contains an invalid address.
- The CPU is in the load or check-stop state.

Store-Status Key

Activating the store-status key initiates a storestatus operation. (See "Store Status" on page 4-48.)

The store-status key is effective only when the CPU is in the stopped state.

Operation Note: The store-status operation may be used in conjunction with a standalone dump program for the analysis of major program malfunctions. For such an operation, the following sequence would be called for:

- Activation of the stop or system-reset-normal kev
- 2. Activation of the store-status key
- 3. Activation of the load-normal key to enter a standalone dump program

The system-reset-normal key must be activated in step 1 when (1) the stop key is not effective because a continuous string of interruptions is occurring, (2) the prefix register contains an invalid address, or (3) the CPU is in the checkstop state.

System-Reset-Clear Key

Activating the system-reset-clear key causes a clear-reset operation to be performed on the configuration. For details, see "Resets" on page 4-41.

The system-reset-clear key is effective when the CPU is in the operating, stopped, load, or checkstop state.

System-Reset-Normal Key

Activating the system-reset-normal key causes a CPU-reset operation and a subsystem-reset operation to be performed. In a multiprocessing configuration, a CPU reset is propagated to all CPUs in the configuration. For details, see the section "Resets" in Chapter 4, "Control."

The system-reset-normal key is effective when the CPU is in the operating, stopped, load, or check-stop state.

Test Indicator

The test indicator is on when a manual control for operation or maintenance is in an abnormal position that can affect the normal operation of a program.

Setting the address-compare controls to the stop position or setting the rate control to the instruction-step position turns on the test indicator.

The test indicator may be on when one or more diagnostic functions under the control of DIAG-NOSE are activated, or when other abnormal conditions occur.

The abnormal setting of a manual control causes the test indicator of the affected CPU to be turned on; however, in a multiprocessing configuration, the operation of other CPUs may be affected even though their test indicators are not turned on.

Operation Note: If a manual control is left in a setting intended for maintenance purposes, such an abnormal setting may, among other things, result in false machine-check indications or cause actual machine malfunctions to be ignored. It may also alter other aspects of machine operation, including instruction execution, channel-subsystem operation, and the functioning of operator controls and indicators, to the extent that operation of the machine does not comply with that described in this publication.

TOD-Clock Control

When the TOD-clock control is not activated, that is, the control is set to the secure position, the state and value of the TOD clock are protected against unauthorized or inadvertent change by not permitting the instructions SET CLOCK or DIAGNOSE to change the state or value.

When the TOD-clock control is activated, that is, the control is set to the enable-set position, alteration of the clock state or value by means of SET CLOCK or DIAGNOSE is permitted. This setting is momentary, and the control automatically returns to the secure position.

If there is more than one physical representation of the TOD-clock control, the TOD clock is secure

only if all TOD-clock controls in the configuration are set to the secure position.

Wait Indicator

The wait indicator is on when the wait-state bit in the current PSW is one. Instead of a wait indicator, a model may have a means of indicating a time-averaged value of the wait-state bit.

Multiprocessing Configurations

In a multiprocessing configuration, one of each of the following keys and controls is provided for each CPU: alter and display, interrupt, rate, restart, start, stop, and store status. The loadclear key, load-normal key, and load-unit-address controls are provided for each CPU capable of performing I/O operations. Alternatively, a single set of initial-program-loading keys and controls may be used together with a control to select the desired CPU.

There need not be more than one of each of the following keys and controls in a multiprocessing configuration: address compare, IML, power, system reset clear, system reset normal, and TOD clock.

One check-stop, manual, test, and wait indicator is provided for each CPU. A load indicator is provided only on a CPU capable of performing I/O operations. Alternatively, a single set of indicators may be switched to more than one CPU.

There need not be more than one architecturalmode indicator in a multiprocessing configuration.

In a system capable of reconfiguration, there must be a separate set of keys, controls, and indicators in each configuration.

Chapter 13. I/O Overview

Input/Output (I/O)	Subchannel Number
The Channel Subsystem 13-1	Device Number
Subchannels	Device Identifier
Attachment of Input/Output Devices 13-2	Performance of I/O Operations 13-6
Channel Paths	Start-Function Initiation
Control Units	Path Management
I/O Devices	Channel-Program Execution 13-7
I/O Addressing	Conclusion of I/O Operations 13-8
Channel-Path Identifier 13-5	I/O Interruptions

Input/Output (I/O)

The terms "input" and "output" are used to describe the transfer of data between I/O devices and main storage. An operation involving this kind of transfer is referred to as an I/O operation. The facilities used to control I/O operations are collectively called the channel subsystem. (I/O devices and their control units attach to the channel subsystem.) This chapter provides a brief description of the basic components and operation of the channel subsystem.

The Channel Subsystem

The channel subsystem directs the flow of information between I/O devices and main storage. It relieves CPUs of the task of communicating directly with I/O devices and permits data processing to proceed concurrently with I/O processing. The channel subsystem uses one or more channel paths as the communication link in managing the flow of information to or from I/O devices. As part of I/O processing, the channel subsystem also performs a path-management operation by testing for channel-path availability, choosing an available channel path, and initiating the performance of the I/O operation by the device.

Within the channel subsystem are subchannels. One subchannel is provided for and dedicated to each I/O device accessible to the channel subsystem. Each subchannel provides information concerning the associated I/O device and its attachment to the channel subsystem. The subchannel also provides information concerning I/O operations and other functions involving the asso-

ciated I/O device. The subchannel is the means by which the channel subsystem provides information about associated I/O devices to CPUs, which obtain this information by executing I/O instructions. The actual number of subchannels provided depends on the model and the configuration; the maximum addressability is 65,536.

I/O devices are attached through control units to the channel subsystem by means of channel paths. Control units may be attached to the channel subsystem by more than one channel path, and an I/O device may be attached to more than one control unit. In all, an individual I/O device may be accessible to the channel subsystem by as many as eight different channel paths, depending on the model and the configuration. The total number of channel paths provided by a channel subsystem depends on the model and the configuration; the maximum addressability is 256.

The performance of a channel subsystem depends on its use and on the system model in which it is implemented. Channel paths are provided with different data-transfer capabilities, and an I/O device designed to transfer data only at a specific rate (a magnetic-tape unit or a disk storage, for example) can operate only on a channel path that can accommodate at least this data rate.

The channel subsystem contains common facilities for the control of I/O operations. When these facilities are provided in the form of separate, autonomous equipment designed specifically to control I/O devices, I/O operations are completely overlapped with the activity in CPUs. The only main-storage cycles required by the channel sub-

© Copyright IBM Corp. 1990-2001 13-1

system during I/O operations are those needed to transfer data and control information to or from the final locations in main storage, along with those cycles that may be required for the channel subsystem to access the subchannels when they are implemented as part of nonaddressable main storage. These cycles do not delay CPU programs, except when both the CPU and the channel subsystem concurrently attempt to reference the same main-storage area.

Subchannels

A subchannel provides the logical appearance of a device to the program and contains the information required for sustaining a single I/O operation. The subchannel consists of internal storage that contains information in the form of a CCW address, channel-path identifier, device number, status indications. I/O-interruption-subclass code, as well as information on path availability and functions pending or being performed. I/O operations are initiated with a device by the execution of I/O instructions that designate the subchannel associated with the device.

Each device is accessible by means of one subchannel per channel subsystem to which it is assigned during installation. The device may be a physically identifiable unit or may be housed internal to a control unit. For example, in certain disk-storage devices, each actuator used in retrieving data is considered to be a device. In all cases, a device, from the point of view of the channel subsystem, is an entity that is uniquely associated with one subchannel and that responds to selection by the channel subsystem by using the communication protocols defined for the type of channel path by which it is accessible.

On some models, subchannels are provided in blocks. On these models, more subchannels may be provided than there are attached devices. Subchannels that are provided but do not have devices assigned to them are not used by the channel subsystem to perform any function and are indicated by storing the associated devicenumber-valid bit as zero in the subchannelinformation block of the subchannel.

The number of subchannels provided by the channel subsystem is independent of the number of channel paths to the associated devices. For example, a device accessible through alternate channel paths still is represented by a single subchannel. Each subchannel is addressed by using a 16-bit binary subchannel number.

After I/O processing at the subchannel has been requested by the execution of START SUB-CHANNEL, the CPU is released for other work, and the channel subsystem assembles or disassembles data and synchronizes the transfer of data bytes between the I/O device and main storage. To accomplish this, the channel subsystem maintains and updates an address and a count that describe the destination or source of data in main storage. Similarly, when an I/O device provides signals that should be brought to the attention of the program, the channel subsystem transforms the signals into status information and stores the information in the subchannel, where it can be retrieved by the program.

Attachment of Input/Output **Devices**

Channel Paths

The channel subsystem communicates with I/O devices by means of channel paths between the channel subsystem and control units. A control unit may be accessible by the channel subsystem by more than one channel path. Similarly, an I/O device may be accessible by the channel subsystem through more than one control unit, each having one or more channel paths to the channel subsystem.

Devices that are attached to the channel subsystem by multiple channel paths may be accessed by the channel subsystem by using any of the available channel paths. Similarly, a device having the dynamic-reconnection feature and operating in the multipath mode can be initialized to operate such that the device may choose any channel path to which it is attached when logically reconnecting to the channel subsystem to continue a chain of I/O operations.

The channel subsystem may contain more than one type of channel path. Examples of channelpath types used by the channel subsystem are the ESCON I/O interface, FICON I/O interface, FICON-converted I/O interface. and

System/360 and System/370 I/O interface. The term "serial-I/O interface" is used to refer to the ESCON I/O interface, the FICON I/O interface, and the FICON-converted I/O interface. The term "parallel-I/O interface" is used to refer to the IBM System/360 and System/370 I/O interface.

The ESCON I/O interface is described in the System Library publication IBM Enterprise Systems Architecture/390 ESCON I/O Interface, SA22-7202. The FICON I/O interface is described in the ANSI standards document Fibre Channel - Single-Byte Command Code Sets-2 (FC-SB-2). The IBM System/360 and System/370 I/O interface is described in the System Library publication IBM System/360 and System/370 I/O Interface Channel to Control Unit OEMI, GA22-6974.

Depending on the type of channel path, the facilities provided by the channel path, and the I/O device, an I/O operation may occur in one of three modes, frame-multiplex mode, burst mode, or byte-multiplex mode.

In the frame-multiplex mode, the I/O device may stay logically connected to the channel path for the duration of the execution of a channel program. The facilities of a channel path capable of operating in the frame-multiplex mode may be shared by a number of concurrently operating I/O devices. In this mode, the information required to complete an I/O operation is divided into frames that may be interleaved with frames from I/O operations for other I/O devices. During this period, multiple I/O devices are considered to be logically connected to the channel path.

In the burst mode, the I/O device monopolizes a channel path and stays logically connected to the channel path for the transfer of a burst of information. No other device can communicate over the channel path during the time a burst is transferred. The burst can consist of a few bytes, a whole block of data, a sequence of blocks with associated control and status information (the block lengths may be zero), or status information that monopolizes the channel path. The facilities of the channel path capable of operating in the burst mode may be shared by a number of concurrently operating I/O devices.

Some channel paths can tolerate an absence of data transfer for about a half minute during a burst-mode operation, such as occurs when a long gap on magnetic tape is read. An equipment malfunction may be indicated when an absence of data transfer exceeds the prescribed limit.

In the byte-multiplex mode, the I/O device stays logically connected to the channel path only for a short interval of time. The facilities of a channel path capable of operating in the byte-multiplex mode may be shared by a number of concurrently operating I/O devices. In this mode, all I/O operations are split into short intervals of time during which only a segment of information is transferred over the channel path. During such an interval, only one device and its associated subchannel are logically connected to the channel path. The intervals associated with the concurrent operation of multiple I/O devices are sequenced in response to demands from the devices. The channelsubsystem facility associated with a subchannel exercises its controls for any one operation only for the time required to transfer a segment of information. The segment can consist of a single byte of data, a few bytes of data, a status report from the device, or a control sequence used for the initiation of a new operation.

Ordinarily, devices with high data-transfer-rate requirements operate with the channel path in the frame-multiplex mode, slower devices operate in the burst mode, and the slowest devices operate in the byte-multiplex mode. Some control units have a manual switch for setting the desired mode of operation.

An I/O operation that occurs on а parallel-I/O-interface type of channel path may occur in either the burst mode or the bytemultiplex mode depending on the facilities provided by the channel path and the I/O device. For improved performance, some channel paths and control units are provided with facilities for highspeed transfer and data streaming. System Library publication IBM System/360 and System/370 I/O Interface Channel to Control Unit OEMI, GA22-6974, for a description of those two facilities.

An I/O operation that occurs on a serial-I/O-interface type of channel path may occur in either the frame-multiplex mode or the burst mode. For improved performance, some control units attaching to the serial-I/O interface provide the capability to provide sense data to the program concurrent with the presentation of unit-

check status, if permitted to do so by the program. (See "Concurrent Sense" on page 17-18.)

Depending on the control unit or channel subsystem, access to a device through a subchannel may be restricted to a single channel-path type.

The modes and features described above affect only the protocol used to transfer information over the channel path and the speed of transmission. No effects are observable by CPU or channel programs with respect to the way these programs are executed.

Control Units

A control unit provides the logical capabilities necessary to operate and control an I/O device and adapts the characteristics of each device so that it can respond to the standard form of control provided by the channel subsystem.

Communication between the control unit and the channel subsystem takes place over a channel path. The control unit accepts control signals from the channel subsystem, controls the timing of data transfer over the channel path, and provides indications concerning the status of the device.

The I/O device attached to the control unit may be designed to perform only certain limited operations, or it may perform many different operations. A typical operation is moving a recording medium and recording data. To accomplish its operations, the device needs detailed signal sequences peculiar to its type of device. control unit decodes the commands received from the channel subsystem, interprets them for the particular type of device, and provides the signal sequence required for the performance of the operation.

A control unit may be housed separately, or it may be physically and logically integrated with the I/O device, the channel subsystem, or a CPU. In the case of most electromechanical devices, a welldefined interface exists between the device and the control unit because of the difference in the type of equipment the control unit and the device require. These electromechanical devices often are of a type where only one device of a group attached to a control unit is required to transfer data at a time (magnetic-tape units or disk-access mechanisms, for example), and the control unit is shared among a number of I/O devices. On the other hand, in some electronic I/O devices, such as the channel-to-channel adapter, the control unit does not have an identity of its own.

From the programmer's point of view, most functions performed by the control unit can be merged with those performed by the I/O device. Therefore, this publication normally makes no specific mention of the control-unit function; the performance of I/O operations is described as if the I/O devices communicated directly with the channel subsystem. Reference is made to the control unit only when emphasizing a function performed by it or when describing how the sharing of the control unit among a number of devices affects the performance of I/O operations.

I/O Devices

An input/output (I/O) device provides external storage, a means of communication between dataprocessing systems, or a means of communication between a system and its environment. devices include such equipment as magnetic-tape units, direct-access-storage devices (for example, disks), display units, typewriter-keyboard devices, printers, teleprocessing devices, and sensor-based equipment. An I/O device may be physically distinct equipment, or it may share equipment with other I/O devices.

Most types of I/O devices, such as printers, or tape devices, use external media, and these devices are physically distinguishable and identifiable. Other types are solely electronic and do not directly handle physical recording media. channel-to-channel adapter, for example, provides for data transfer between two channel paths, and the data never reaches a physical recording medium outside main storage. Similarly, communication controllers may handle the transmission of information between the data-processing system and a remote station, and its input and output are signals on a transmission line.

In the simplest case, an I/O device is attached to one control unit and is accessible from one channel path. Switching equipment is available to make some devices accessible from two or more channel paths by switching devices among control units and by switching control units among channel paths. Such switching equipment provides multiple paths by which an I/O device may be accessed. Multiple channel paths to an I/O device are provided to improve performance or I/O availability, or both, within the system. The management of multiple channel paths to devices is under the control of the channel subsystem and the device, but the channel paths may indirectly be controlled by the program.

I/O Addressing

Four different types of I/O addressing are provided by the channel subsystem for the necessary addressing of the various components: channelpath identifiers, subchannel numbers, device numbers, and, though not visible to programs, addresses dependent on the channel-path type.

Channel-Path Identifier

The channel-path identifier (CHPID) is a systemunique eight-bit value assigned to each installed channel path of the system. A CHPID identifies a physical channel path. A CHPID is specified by the second-operand address of RESET CHANNEL PATH and designates the physical channel path that is to be reset. The channel paths by which a device is accessible are identified in the subchannel-information block (SCHIB), each by its associated CHPID, when STORE SUBCHANNEL is executed. The CHPID can also be used in operator messages when it is necessary to identify a particular channel path. A system model may provide as many as 256 channel paths. maximum number of channel paths and the assignment of CHPIDs to channel paths depends on the system model.

Subchannel Number

A subchannel number is a system-unique 16-bit value used to address a subchannel. The subchannel is addressed by eight I/O instructions: CANCEL SUBCHANNEL, CLEAR SUBCHANNEL, HALT SUBCHANNEL, MODIFY SUBCHANNEL, RESUME SUBCHANNEL, START SUBCHANNEL, STORE SUBCHANNEL. **TEST** and CHANNEL. Each I/O device accessible to the channel subsystem is assigned a dedicated subchannel at installation time. All I/O functions relative to a specific I/O device are specified by the program by designating the subchannel assigned to the I/O device. Subchannels are always assigned subchannel numbers within a single

range of contiguous numbers. The lowestnumbered subchannel is subchannel 0. The highest-numbered subchannel of the channel subsystem has a subchannel number equal to one less than the number of subchannels provided. A maximum of 65,536 subchannels can be provided. Normally, subchannel numbers are only used in communication between the CPU program and the channel subsystem.

Device Number

Each subchannel that has an I/O device assigned to it also contains a system-unique parameter called the device number. The device number is a 16-bit value that is assigned as one of the parameters of the subchannel at the time the device is assigned to the subchannel.

The device number provides a means to identify a device, independent of any limitations imposed by the system model, the configuration, or channel-path protocols. The device number is used in communications concerning the device that take place between the system and the system operator. For example, the device number is entered by the system operator to designate the input device to be used for initial program loading.

Device Identifier

A device identifier is an address, not apparent to the program, that is used by the channel subsystem to communicate with I/O devices. The type of device identifier used depends on the specific channel-path type and the protocols provided. Each subchannel contains one or more device identifiers.

For a channel path of the parallel-I/O-interface type the device identifier is called a device address and consists of an eight-bit value. For the ESCON I/O interface, the device identifier consists of a four-bit control-unit address and an eight-bit device address. For the FICON I/O interface, the device identifier consists of an eight-bit control-unit-image ID and an eight-bit device address. For the FICON-converted I/O interface, the device identifier consists of a four-bit control-unit address and an eight-bit device address.

The device address identifies the particular I/O device (and, on the parallel-I/O interface, the

control unit) associated with a subchannel. The device address may identify, for example, a particular magnetic-tape drive, disk-access mechanism, or transmission line. Any number in the range 0-255 can be assigned as a device address.

For further information about the device identifier used with a particular channel-path type, see the appropriate publication for the channel-path type.

Programming Note: The device number is assigned at device-installation time and may have any value. However, the user must observe any restrictions on device-number assignment that may be required by the control program, support programs, or the particular control unit or I/O device.

Performance of I/O Operations

I/O operations are initiated and controlled by information with three types of formats: the instruction START SUBCHANNEL, channel-command words (CCWs), and orders. The START SUBCHANNEL instruction is executed by a CPU and is part of the CPU program that supervises the flow of requests for I/O operations from other programs that manage or process the I/O data.

When START SUBCHANNEL is executed, parameters are passed to the target subchannel requesting that the channel subsystem perform a start function with the I/O device associated with the subchannel. The channel subsystem performs the start function by using information at the subchannel, including the information passed during the execution of the START SUBCHANNEL instruction, to find an accessible channel path to the device. Once the device has been selected, the performance of an I/O operation is accomplished by the decoding and execution of a CCW by the channel subsystem and the I/O device. One or more CCWs arranged for sequential execution form a channel program and are executed as one or more I/O operations, respectively. Both instructions and CCWs are fetched from main storage, and their formats are common for all types of I/O devices, although the modifier bits in the command code of a CCW may specify devicedependent conditions for the performance of an operation at the device.

Operations peculiar to a device, such as rewinding tape or positioning the access mechanism on a disk drive, are specified by orders that are decoded and executed by I/O devices. Orders may be transferred to the device as modifier bits in the command code of a control command, may be transferred to the device as data during a control or write operation, or may be made available to the device by other means.

Start-Function Initiation

CPU programs initiate I/O operations with the instruction START SUBCHANNEL. This instruction passes the contents of an operation-request block (ORB) to the subchannel. The contents of the ORB include the subchannel key, the address of the first CCW to be executed, and a specification of the format of the CCWs. The CCW specifies the command to be executed and the storage area, if any, to be used.

When the ORB contents have been passed to the subchannel, the execution of START SUB-CHANNEL is complete. The results of the execution of the instruction are indicated by the condition code set in the program-status word.

When facilities become available, the channel subsystem fetches the first CCW and decodes it according to the format bit specified in the ORB. If the format bit is zero, format-0 CCWs are specified. If the format bit is one, format-1 CCWs are specified. Format-0 and format-1 CCWs contain the same information, but the fields are arranged differently in the format-1 CCW so that 31-bit addresses can be specified directly in the CCW.

Path Management

If the first CCW passes certain validity tests and does not have the suspend flag specified as a one, the channel subsystem attempts device selection by choosing a channel path from the group of channel paths that are available for A control unit that recognizes the selection. device identifier connects itself logically to the channel path and responds to its selection. The channel subsystem sends the command-code part of the CCW over the channel path, and the device responds with a status byte indicating whether the command can be executed. The control unit may logically disconnect from the channel path at this time, or it may remain connected to initiate data transfer.

If the attempted selection does not occur as a result of either a busy indication or a path-notoperational condition, the channel subsystem attempts to select the device by an alternate channel path if one is available. When selection has been attempted on all paths available for selection and the busy condition persists, the operation remains pending until a path becomes If a path-not-operational condition is free. detected on one or more of the channel paths on which device selection was attempted, the program is alerted by a subsequent I/O interruption. The I/O interruption occurs either upon execution of the channel program (assuming the device was selected on an alternate channel path) or as a result of the execution being abandoned because path-not-operational conditions were detected on all of the channel paths on which device selection was attempted.

Channel-Program Execution

If the command is initiated at the device and command execution does not require any data to be transferred to or from the device, the device may signal the end of the operation immediately on receipt of the command code. In operations that involve the transfer of data, the subchannel is set up so that the channel subsystem will respond to service requests from the device and assume further control of the operation.

An I/O operation may involve the transfer of data to or from one storage area, designated by a single CCW, or to or from a number of noncontiguous storage areas. In the latter case, generally a list of CCWs is used for the performance of the I/O operation, with each CCW designating a contiquous storage area and the CCWs coupled by data chaining. Data chaining is specified by a flag in the CCW and causes the channel subsystem to fetch another CCW upon the exhaustion or filling of the storage area designated by the current CCW. The storage area designated by a CCW fetched on data chaining pertains to the I/O operation already in progress at the I/O device, and the I/O device is not notified when a new CCW is fetched.

Provision is made in the CCW format for the programmer to specify that, when the CCW is decoded, the channel subsystem request an I/O interruption as soon as possible, thereby notifying a CPU program that chaining has progressed at least as far as that CCW in the channel program.

To complement dynamic address translation in CPUs. CCW indirect data addressing is provided. A flag in the CCW specifies that an indirect-dataaddress list is to be used to designate the storage areas for that CCW. Each time the boundary of a block of storage is reached, the list is referenced to determine the next block of storage to be used. The ORB specifies whether the size of each block of storage is 2K bytes or 4K bytes. CCW indirect data addressing permits essentially the same CCW sequences to be used for a program running with dynamic address translation active in the CPU as would be used if the CPU were operating with equivalent contiguous real storage. CCW indirect data addressing permits the program to designate data blocks having absolute storage addresses up to 264 - 1, independent of whether format-0 or format-1 CCWs have been specified in the ORB.

In general, the performance of an I/O operation or chain of operations involves as many as three levels of participation:

- Except for effects due to the integration of CPU and channel-subsystem equipment, a CPU is busy for the duration of the execution of START SUBCHANNEL, which lasts until the addressed subchannel has been passed the ORB contents.
- The subchannel is busy for a new START SUBCHANNEL from the receipt of the ORB contents until the primary interruption condition is cleared at the subchannel.
- 3. The I/O device is busy from the initiation of the first operation at the device until either the subchannel becomes suspended or the secondary interruption condition is placed at the subchannel. In the case of a suspended subchannel, the device again becomes busy when the execution of the suspended channel program is resumed.

Conclusion of I/O Operations

The conclusion of an I/O operation normally is indicated by two status conditions: channel end and device end. The channel-end condition indicates that the I/O device has received or provided all data associated with the operation and no longer needs channel-subsystem facilities. This condition is called the primary interruption condition, and the channel end in this case is the primary status. Generally, the primary interruption condition is any interruption condition that relates to an I/O operation and that signals the conclusion at the subchannel of the I/O operation or chain of I/O operations.

The device-end signal indicates that the I/O device has concluded execution and is ready to perform another operation. This condition is called the secondary interruption condition, and the device end in this case is the secondary status. Generally, the secondary interruption condition is any interruption condition that relates to an I/O operation and that signals the conclusion at the device of the I/O operation or chain of operations. The secondary interruption condition can occur concurrently with, or later than, the primary interruption condition.

Concurrent with the primary or secondary interruption conditions, both the channel subsystem and the I/O device can provide indications of unusual situations.

The conditions signaling the conclusion of an I/O operation can be brought to the attention of the program by I/O interruptions or, when the CPUs are disabled for I/O interruptions, by programmed interrogation of the channel subsystem. In the former case, these conditions cause storing of the I/O-interruption code, which contains information concerning the interrupting source. In the latter case, the interruption code is stored as a result of the execution of TEST PENDING INTER-RUPTION.

When the primary interruption condition is recognized, the channel subsystem attempts to notify the program, by means of an interruption request, that a subchannel contains information describing the conclusion of an I/O operation at the subchannel. The information identifies the last CCW used and may provide its residual byte count, thus describing the extent of main storage used. Both

the channel subsystem and the I/O device may provide additional indications of unusual conditions as part of either the primary or the secondary interruption condition. The information contained at the subchannel may be stored by the execution of TEST SUBCHANNEL or the execution of STORE SUBCHANNEL. This information, when stored, is called a subchannel-status word (SCSW).

Facilities are provided for the program to initiate the performance of a chain of I/O operations with a single START SUBCHANNEL instruction. When the current CCW specifies command chaining and no unusual conditions have been detected during the operation, the receipt of the device-end signal causes the channel subsystem to fetch a new CCW. If the CCW passes certain validity tests and the suspend flag is not specified as a one in the new CCW, execution of a new command is initiated at the device. If the CCW fails to pass the validity tests, the new command is not initiated, command chaining is suppressed, and the status associated with the new CCW causes an interruption condition to be generated. suspend flag is specified as a one and this value is valid because of a one value of the suspend control, bit 4 of word 1 of the associated ORB. execution of the new command is not initiated, and command chaining is concluded.

Execution of the new command is initiated by the channel subsystem in the same way as in the previous operation. The ending signals occurring at the conclusion of an operation caused by a CCW specifying command chaining are not made available to the program. When another I/O operation is initiated by command chaining, the channel subsystem continues the execution of the channel program. If, however, an unusual condition has been detected, command chaining is suppressed, the channel program is terminated, an interruption condition is generated, and the ending signals causing the termination are made available to the program.

The suspend-and-resume function provides the program with control over the execution of a channel program. The initiation of the suspend function is controlled by the setting of the suspend-control bit in the ORB. The suspend function is signaled to the channel subsystem during channel-program execution by specifying, when the suspend-control bit is one in the ORB,

I the suspend flag as a one in the first CCW or in a CCW fetched during command chaining.

Suspension occurs when the channel subsystem I fetches a CCW with the suspend flag validly (because of a one value of the suspend-control bit in the ORB) specified as a one. The command in this CCW is not sent to the I/O device, and the device is signaled that the chain of commands is A subsequent RESUME SUBconcluded. CHANNEL instruction informs the channel subsystem that the CCW that caused suspension may have been modified and that the channel subsystem must refetch the CCW and examine the current setting of the suspend flag. If the suspend I flag is found to be zero in the CCW, the channel subsystem resumes execution of the chain of commands with the I/O device.

Channel-program execution may be terminated prematurely by CANCEL SUBCHANNEL, HALT SUBCHANNEL or CLEAR SUBCHANNEL. The execution of CANCEL SUBCHANNEL causes the channel subsystem to terminate the start function at the subchannel if the channel program has not been initiated at the device. When the start function is terminated by the execution of CANCEL SUBCHANNEL, the channel subsystem sets condition code 0 in response to the CANCEL SUB-CHANNEL instruction. The execution of HALT SUBCHANNEL causes the channel subsystem to issue the halt signal to the I/O device and terminate channel-program execution at the subchannel. When channel-program execution is terminated by the execution of HALT SUB-CHANNEL, the program is notified of the termination by means of an I/O-interruption request. The interruption request is generated when the device presents status for the terminated operation. If, however, the halt signal was issued to the device during command chaining after the receipt of device end but before the next command was transferred to the device, the interruption request is generated after the device has been signaled. In the latter case, the device-status field of the SCSW will contain zeros. The execution of CLEAR SUBCHANNEL clears the subchannel of indications of the channel program in execution, causes the channel subsystem to issue the clear signal to the I/O device, and causes the channel subsystem to generate an I/O-interruption request to notify the program of the completion of the clear function.

I/O Interruptions

Conditions causing I/O-interruption requests are asynchronous to activity in CPUs, and more than one condition can occur at the same time. The conditions are preserved at the subchannels until cleared by TEST SUBCHANNEL or CLEAR SUBCHANNEL, or reset by an I/O-system reset.

When an I/O-interruption condition has been recognized by the channel subsystem and indicated at the subchannel, an I/O-interruption request is made pending for the I/O-interruption subclass specified at the subchannel. I/O-interruption subclass for which the interruption is made pending is under programmed control through the use of MODIFY SUBCHANNEL. A pending I/O interruption may be accepted by any CPU that is enabled for interruptions from its I/O-interruption subclass. Each CPU has eight mask bits, in control register 6, that control the enabling of that CPU for each of the eight I/O-interruption subclasses, with the I/O mask, bit 6 in the PSW, being the master I/O-interruption mask for the CPU.

When an I/O interruption occurs at a CPU, the I/O-interruption code is stored in the I/O-communication area of that CPU, and the I/O-interruption request is cleared. The I/O-interruption code identifies the subchannel for which the interruption was pending. The conditions causing the generation of the interruption request may then be retrieved from the subchannel explicitly by TEST SUBCHANNEL or by STORE SUBCHANNEL.

A pending I/O-interruption request may also be cleared by TEST PENDING INTERRUPTION when the corresponding I/O-interruption subclass is enabled but the PSW has I/O interruptions disabled or by TEST SUBCHANNEL when the CPU is disabled for I/O interruptions from the corresponding I/O-interruption subclass. A pending I/O-interruption request may also be cleared by CLEAR SUBCHANNEL. Both CLEAR SUBCHANNEL and TEST SUBCHANNEL clear the preserved interruption condition at the subchannel as well.

Normally, unless the interruption request is cleared by CLEAR SUBCHANNEL, the program issues TEST SUBCHANNEL to obtain information concerning the performance of the operation.

Chapter 14. I/O Instructions

I/O-Instruction Formats	RESET CHANNEL PATH 14-8
I/O-Instruction Execution	RESUME SUBCHANNEL 14-9
Serialization	SET ADDRESS LIMIT 14-11
Operand Access	SET CHANNEL MONITOR 14-12
Condition Code	START SUBCHANNEL 14-14
Program Exceptions	STORE CHANNEL PATH STATUS 14-15
Instructions	STORE CHANNEL REPORT WORD 14-16
CANCEL SUBCHANNEL	STORE SUBCHANNEL 14-17
CLEAR SUBCHANNEL 14-4	TEST PENDING INTERRUPTION 14-18
HALT SUBCHANNEL 14-5	TEST SUBCHANNEL 14-19
MODIFY SUBCHANNEL	

The I/O instructions include all instructions that are provided for the control of channel-subsystem operations. The I/O instructions are listed in Figure 14-1 on page 14-3. All of the I/O instructions are privileged instructions.

Several I/O instructions result in the channel subsystem being signaled to perform functions asynchronous to the execution of the instructions. The description of each instruction of this type contains a section, "Associated Functions," that summarizes the asynchronous functions.

I/O-Instruction Formats


All I/O instructions use the S format:

	Op Code	B2		D2	
()	16 2	20	31	Ĺ

The use of the second-operand address and general registers 1 and 2 (as implied operands) depends on the I/O instruction. Figure 14-1 on page 14-3 defines which operands are used to execute each I/O instruction. In addition, detailed information regarding operand usage appears in the description of each I/O instruction.

All I/O instructions that reference a subchannel use the contents of general register 1 as an implied operand. For these I/O instructions, bit positions 32-63 of general register 1 contain the

subsystem-identification word. The format of the subsystem-identification word is as follows:



Bits 48-63 of general register 1 form the binary number of the subchannel to be used for the function specified by the instruction. Bits 0-31 of general register 1 are ignored, and bits 32-47 specify the binary number one.

I/O-Instruction Execution

Serialization

The execution of any I/O instruction causes serialization and checkpoint synchronization to occur. For a definition of the serialization of CPU operations, see "CPU Serialization" on page 5-90.

Operand Access

During the execution of an I/O instruction, the order in which fields of the operand and fields of the subchannel, if applicable, are accessed is unpredictable. It is also unpredictable whether fetch accesses are made to fields of an operand or the subchannel, as applicable, when those fields are not needed to complete the execution of the I/O instruction. (See "Relation between Operand Accesses" on page 5-89.)

© Copyright IBM Corp. 1990-2001 14-1

Condition Code

During the execution of some I/O instructions, the results of certain tests are used to set one of four condition codes in the PSW. The I/O instructions for which execution can result in the setting of the condition code are listed in Figure 14-1 on The condition code indicates the page 14-3. result of the execution of the I/O instruction. The general meaning of the condition code for I/O instructions is given below; the meaning of the condition code for a specific instruction appears in the description of that instruction.

Condition Code 0: Instruction execution produced the expected or most probable result. (See "Deferred Condition Code (CC)" on page 16-8 for a description of conditions that can be encountered subsequent to the presentation of condition code 0 that result in a nonzero deferred condition code.)

Condition Code 1: Instruction execution produced the alternate or second-most-probable result, or status conditions were present that may or may not have prevented the expected result.

Condition Code 2: Instruction execution was ineffective because the designated subchannel or channel-subsystem facility was busy with a previously initiated function.

Condition Code 3: Instruction execution was ineffective because the designated element was not operational or because some condition precluded initiation of the normal function.

In situations where conditions exist that could cause more than one nonzero condition code to be set, the priority of the condition codes is as follows:

Condition code 3 has precedence over condition codes 1 and 2.

Condition code 1 has precedence over condition code 2.

Program Exceptions

The program exceptions that the I/O instructions can encounter are access, operand, privilegedand specification exceptions. operation, Figure 14-1 on page 14-3 shows the exceptions that are applicable to each of the I/O instructions. The execution of the instruction is suppressed for privileged-operation, operand, and specification exceptions. Except as indicated otherwise in the section "Special Conditions" for each instruction, the instruction ending for access exceptions is as described in "Recognition of Access Exceptions" on page 6-34.

Instructions

The mnemonics, format, and operation codes of the I/O instructions are given in Figure 14-1 on page 14-3. The figure also indicates the conditions that can cause a program interruption and whether the condition code is set.

In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the assembler language are shown with each instruction. For START SUBCHANNEL, for example, SSCH is the mnemonic and D₂(B₂) the operand designation.

Name	Mne- monic			(har	racteri	stics			Op Code
CANCEL SUBCHANNEL CLEAR SUBCHANNEL HALT SUBCHANNEL MODIFY SUBCHANNEL RESET CHANNEL PATH	XSCH CSCH HSCH MSCH RCHP	S S S S	C C C C	P P P A SF	OF OF OF OF	P ¢ P ¢ P ¢	GS GS GS GS G1		В2	B276 B230 B231 B232 B23B
RESUME SUBCHANNEL SET ADDRESS LIMIT SET CHANNEL MONITOR START SUBCHANNEL STORE CHANNEL PATH STATUS	RSCH SAL SCHM SSCH STCPS	S S S S	C C	P P P A SF P A SF	1	P ¢	GS G1 GM GS	ST	B2 B2	B238 B237 B23C B233 B23A
STORE CHANNEL REPORT WORD STORE SUBCHANNEL TEST PENDING INTERRUPTION TEST SUBCHANNEL	STCRW STSCH TPI TSCH	1 -	C C C	P A SF P A SF P A SF P A SF	OF	¢	GS GS	ST ST ST ST	B2 B2 B2 B2	B234 B236

Explanation:

Τ

- Causes serialization and checkpoint synchronization.
- Access exceptions for logical addresses.
- Αı When the effective address is zero, it is not used to access storage, and no access exceptions can occur, except that access exceptions may occur during access-register translation.
- $\ensuremath{\mathtt{B2}}$ field designates an access register in the access-register mode. B2
- Condition code is set.
- G1 Instruction execution includes the implied use of general register 1 as a parameter.
- Instruction execution includes the implied use of multiple general registers. GM
- Instruction execution includes the implied use of general register 1 as the subsystem-GS identification word.
- Р Privileged-operation exception.
- S S instruction format.
- SP Specification exception.
- ST PER storage-alteration event.

Figure 14-1. Summary of I/O Instructions

CANCEL SUBCHANNEL

XSCH		[8]	
	'B276'	///////////////////////////////////////	
0		16 3	1

The current start function, if any, is terminated at the designated subchannel if CANCEL SUB-CHANNEL is applicable.

General register 1 contains a subsystemidentification word that designates the subchannel for which the current START FUNCTION, if any, is to be terminated.

If the subchannel (1) is not subchannel active, (2) is start pending, resume pending, or suspended, and (3) is performing only the start function, then the start function at the subchannel is terminated, and the subchannel is made no longer start pending, resume pending, or suspended, as appropriate. In addition, internal indications of busy are reset for the subchannel.

Condition code 0 is set to indicate that the actions described above have been taken.

If an invalid ORB field or a no-path-available condition is present for a previously initiated start function and the condition was not reported during the execution of START SUBCHANNEL, condition code 0 may be indicated for CANCEL SUB-CHANNEL provided that the subchannel is not yet status pending to report the error condition; if condition code 0 is presented, no subsequent status is generated to indicate the error condition.

Special Conditions

Condition code 1 is set, and no other action is taken, when the subchannel is status pending with anv status.

Condition code 2 is set, and no other action is taken, when CANCEL SUBCHANNEL is not applicable and the subchannel is not status pending. CANCEL SUBCHANNEL is not applicable when the subchannel (1) has no function specified, (2) has a function other than the start function alone specified, (3) is not resume pending, is not start pending, and is not suspended, or (4) is subchannel active.

Condition code 3 is set, and no other action is taken, when the subchannel is not operational for CANCEL SUBCHANNEL. A subchannel is not operational for CANCEL SUBCHANNEL when the subchannel is not provided by the channel subsystem, has no valid device number assigned to it, or is not enabled.

CANCEL SUBCHANNEL can encounter the program exceptions described or listed below.

Bit positions 32-47 of general register 1 must contain the value 0001 hex; otherwise, an operand exception is recognized.

Resulting Condition Code:

- Start function canceled
- 1 Status pending
- 2 CANCEL SUBCHANNEL not applicable
- Not operational


Program Exceptions:

- Operand
- Privileged operation

Programming Notes:

- 1. The actions taken by CANCEL SUBCHANNEL are completed during the execution of the instruction. If condition code 0 is presented, there is no subsequent I/O interruption resulting from the terminated I/O operation. However, the device may have signaled a busy condition while the canceled operation was start pending. In this case, the device owes a no-longer-busy signal to the channel subsystem. This may result in unsolicited device-end status before the next operation is initiated at the device.
- 2. Upon the completion of CANCEL SUB-CHANNEL with condition code 0, the subchannel is ready to accept a new start function initiated by START SUBCHANNEL.

CLEAR SUBCHANNEL



The designated subchannel is cleared, the current start or halt function, if any, is terminated at the

designated subchannel, and the channel subsystem is signaled to asynchronously perform the clear function at the designated subchannel and at the associated device.

General register 1 contains a subsystemidentification word that designates the subchannel to be cleared.

If a start or halt function is in progress, it is terminated at the subchannel.

The subchannel is made no longer status pending. All activity, as indicated in the activity-control field of the SCSW, is cleared at the subchannel, except that the subchannel is made clear pending. Any functions in progress, as indicated in the function-control field of the SCSW, are cleared at the subchannel, except for the clear function that is to be performed because of the execution of this instruction.

The channel subsystem is signaled to asynchronously perform the clear function. The clear function is summarized below in the section "Associated Functions" and is described in detail in "Clear Function" on page 15-13.

Condition code 0 is set to indicate that the actions described above have been taken.

Associated Functions

Subsequent to the execution of CLEAR SUB-CHANNEL, the channel subsystem asynchronously performs the clear function. If conditions allow, the channel subsystem chooses a channel path and attempts to issue the clear signal to the device to terminate the I/O operation, if any. The subchannel then becomes status pending. Conditions encountered by the channel subsystem that preclude issuing the clear signal to the device do not prevent the subchannel from becoming status pending (see "Clear Function" on page 15-13).

When the subchannel becomes status pending as a result of performing the clear function, data transfer, if any, with the associated device has been terminated. The SCSW stored when the resulting status is cleared by TEST SUB-CHANNEL has the clear-function bit stored as one. If the channel subsystem can determine that the clear signal was issued to the device, the

clear-pending bit is stored as zero in the SCSW. Otherwise, the clear-pending bit is stored as one, and other indications are provided that describe in greater detail the condition that was encountered. (See "Interruption-Response Block" on page 16-6.)

Measurement data is not accumulated, and device-connect time is not stored in the extended-status word for the subchannel, for a start function that is terminated by CLEAR SUBCHANNEL.

Special Conditions

Condition code 3 is set, and no other action is taken, when the subchannel is not operational for CLEAR SUBCHANNEL. A subchannel is not operational for CLEAR SUBCHANNEL when the subchannel is not provided in the channel subsystem, has no valid device number assigned to it, or is not enabled.

CLEAR SUBCHANNEL can encounter the program exceptions described or listed below.

Bit positions 32-47 of general register 1 must contain the value 0001 hex; otherwise, an operand exception is recognized.


Resulting Condition Code:

- 0 Function initiated
- 1 --
- 2 --
- 3 Not operational

Program Exceptions:

- Operand
- Privileged operation

HALT SUBCHANNEL



The current start function, if any, is terminated at the designated subchannel, and the channel subsystem is signaled to asynchronously perform the halt function at the designated subchannel and at the associated device. General register 1 contains a subsystemidentification word that designates the subchannel to be halted.

If a start function is in progress, it is terminated at the subchannel.

The subchannel is made halt pending, and the halt function is indicated at the subchannel.

When HALT SUBCHANNEL is executed and the designated subchannel is subchannel-and-device active and status pending with intermediate status, the status-pending indication is eliminated (see the discussion of bits 24, 25, and 28 in "Activity Control (AC)" on page 16-13). The statuspending condition is reestablished as part of the halt function (see the section "Associated Functions" below).

The channel subsystem is signaled to asynchronously perform the halt function. The halt function is summarized below in the section "Associated Functions" and is described in detail in "Halt Function" on page 15-14.

Condition code 0 is set to indicate that the actions described above have been taken.

Associated Functions

Subsequent to the execution of HALT SUB-CHANNEL, the channel subsystem asynchronously performs the halt function. If conditions allow, the channel subsystem chooses a channel path and attempts to issue the halt signal to the device to terminate the I/O operation, if any. The subchannel then becomes status pending.

When the subchannel becomes status pending as a result of performing the halt function, data transfer, if any, with the associated device has been terminated. The SCSW stored when the resulting status is cleared by TEST SUB-CHANNEL has the halt-function bit stored as one. If the halt signal was issued to the device, the halt-pending bit is stored as zero. Otherwise, the halt-pending bit is stored as one, and other indications are provided that describe in greater detail the condition that was encountered. (See "Interruption-Response Block" on page 16-6 and "Halt Function" on page 15-14.)

On some models, path availability is tested as part of the halt function instead of as part of the execution of the instruction. On these models, when no channel path is available for selection, the halt signal is not issued, and the subchannel is made status pending. When the status-pending condition is subsequently cleared by TEST SUB-CHANNEL, the halt-pending bit is stored as one in the SCSW.

If a status-pending condition is eliminated during the execution of HALT SUBCHANNEL, then this condition is reestablished along with the other status conditions when the completion of the halt function is indicated to the program.

The halt-pending condition may not be recognized by the channel subsystem if a status-pending condition has been generated. This situation could occur, for example, when alert status is presented or generated while the subchannel is already start pending or resume pending, or when primary status is presented during the attempt to initiate the I/O operation for the first command as specified by the start function or implied by the resume function. If recognition of the status-pending condition by the channel subsystem has occurred logically prior to recognition of the halt-pending condition, the SCSW, when cleared by TEST SUBCHANNEL, has the halt-pending bit stored as one.

If measurement data is being accumulated when a start function is terminated by HALT SUB-CHANNEL, the measurement data continues to be accumulated for the subchannel and reflects the extent of subchannel and device usage required, if any, while performing the currently terminated start function. The measurement data, if any, is accumulated in the measurement block for the subchannel or placed in the extended-status word, as appropriate, when the subchannel becomes status-pending with primary or secondary status. "Channel-Subsystem Monitoring" (See page 17-1.)

Special Conditions

Condition code 1 is set, and no other action is taken, when the subchannel is status pending alone or is status pending with any combination of alert, primary, or secondary status.

Condition code 2 is set, and no other action is taken, when the subchannel is busy for HALT SUBCHANNEL. The subchannel is busy for HALT SUBCHANNEL when a halt function or clear function is already in progress at the subchannel.

Condition code 3 is set, and no other action is taken, when the subchannel is not operational for HALT SUBCHANNEL. A subchannel is not operational for HALT SUBCHANNEL when the subchannel is not provided in the channel subsystem, has no valid device number assigned to it, or is not enabled. On some models, a subchannel is also not operational for HALT SUBCHANNEL when no channel path is available for selection by the device. (See "Channel-Path Availability" on page 15-12 for a description of channel paths that are available for selection.)

HALT SUBCHANNEL can encounter the program exceptions described or listed below.

Bit positions 32-47 of general register 1 must contain the value 0001 hex; otherwise, an operand exception is recognized.

Resulting Condition Code:

- Function initiated
- Status pending with other than intermediate
- Busy 2
- Not operational

Program Exceptions:

- Operand
- Privileged operation

Programming Note: After the execution of HALT SUBCHANNEL, the status-pending condition indicating the completion of the halt function may be delayed for an extended period of time, for example, when the device is a magnetic-tape unit executing a rewind command.

MODIFY SUBCHANNEL

The information contained in the subchannelinformation block (SCHIB) is placed in the program-modifiable fields at the subchannel. As a result, the program influences, for that subchannel, certain aspects of I/O processing relative to the clear, halt, resume, and start functions and certain I/O support functions.

General register 1 contains a subsystemidentification word that designates the subchannel that is to be modified as specified by certain fields of the SCHIB. The second-operand address is the logical address of the SCHIB and must be designated on a word boundary; otherwise, a specification exception is recognized.

The channel-subsystem operations that may be influenced due to placement of SCHIB information in the subchannel are:

- I/O processing (E field)
- Interruption processing (I/O-interruption parameter and ISC field)
- Path management (D, LPM, and POM fields)
- address-limit Monitoring and checking (measurement-block index, LM and MM fields)
- Concurrent-sense facility (S field)

Bits 0, 1, 6, and 7 of word 1, and bits 0-30 of word 6 of the SCHIB operand must be zeros, and bits 9 and 10 of word 1 must not both be ones. The remaining fields of the SCHIB are ignored and do not affect the processing of MODIFY SUB-CHANNEL. (For further details, see "Subchannel-Information Block" on page 15-1.)

Condition code 0 is set to indicate that the information from the SCHIB has been placed in the program-modifiable fields at the subchannel, except that, when the device-number-valid bit (V) at the designated subchannel is zero, then condition code 0 is set, and the information from the SCHIB is not placed in the program-modifiable fields.

Special Conditions

Condition code 1 is set, and no other action is taken, when the subchannel is status pending. (See "Status Control (SC)" on page 16-16.)

Condition code 2 is set, and no other action is taken, when a clear, halt, or start function is in progress at the subchannel. (See "Function Control (FC)" on page 16-12.)

Condition code 3 is set, and no other action is taken, when the subchannel is not operational for MODIFY SUBCHANNEL. A subchannel is not operational for MODIFY SUBCHANNEL when the subchannel is not provided in the channel subsystem.

MODIFY SUBCHANNEL can encounter the program exceptions described or listed below.

Bit positions 32-47 of general register 1 must contain the value 0001 hex; otherwise, an operand exception is recognized.

In word 1 of the SCHIB, bits 0, 1, 6, and 7 must be zeros, and bits 9 and 10 must not both be ones. In word 6 of the SCHIB, bits 0-30 must be zeros. Otherwise, an operand exception is recognized.

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.

The execution of MODIFY SUBCHANNEL is suppressed on all addressing and protection exceptions.

Resulting Condition Code:

- Function completed 0
- Status pending 1
- 2 Busy
- Not operational 3

Program Exceptions:

- Access (fetch, operand 2)
- Operand
- Privileged operation
- Specification

Programming Notes:

- 1. If a device signals I/O-error alert while the associated subchannel is disabled, the channel subsystem issues the clear signal to the device and discards the I/O-error-alert indication without generating I/O-interruption condition.
- 2. If a device presents unsolicited status while the associated subchannel is disabled, that status is discarded by the channel subsystem without generating an I/O-interruption condition. However, if the status presented contains unit check, the channel subsystem issues the clear signal for the associated subchannel and does not generate I/O-interruption condition. This should be

taken into account when the program uses MODIFY SUBCHANNEL to enable a subchannel. For example, the medium on the associated device that was present when the subchannel became disabled may have been replaced, and, therefore, the program should verify the integrity of that medium.


3. It is recommended that the program inspect the contents of the subchannel by subsequently issuing STORE SUBCHANNEL when MODIFY SUBCHANNEL sets condition code Use of STORE SUBCHANNEL is a method for determining if the designated subchannel was changed or not. Failure to inspect the subchannel following the setting of condition code 0 by MODIFY SUBCHANNEL may result in conditions that the program does not expect to occur.

RESET CHANNEL PATH

RCHP		[8]	
	'B23B'	111111111111111111111111111111111111111	
0		16 3	1

The channel-path-reset facility is signaled to perform the channel-path-reset function on the channel path designated by the contents of general register 1.

General register 1 has the following format:



Channel-Path Identifier (CHPID): Bit positions 56-63 of general register 1 contain an unsigned binary integer that designates the channel path on which the channel-path-reset function is to be performed.

Bit positions 32-55 of general register 1 are reserved and must contain zeros; otherwise, an operand exception is recognized. Bits 0-31 of general register 1 are ignored.

If conditions allow, the channel-path-reset facility is signaled to asynchronously perform the channel-path-reset function on the designated channel path. The channel-path-reset function is summarized below in the section "Associated

Functions" and is described in detail in "Channel-Path Reset" on page 17-10.

Condition code 0 is set to indicate that the channel-path-reset facility has been signaled.

Associated Functions

Subsequent to the execution of RESET CHANNEL PATH, the channel-path-reset facility asynchronously performs the channel-path-reset function. Certain indications are reset at all subchannels that have access to the designated channel path, and the reset signal is issued on that channel path. Any I/O functions in progress at the devices are reset, but only for the channel path on which the reset signal is received. An I/O operation or chain of I/O operations taking place in the multipath mode may be able to continue to be executed on other channel paths in the multipath group, if any. (See "Channel-Path-Reset Function" on page 15-44.)

The result of performing the channel-path-reset function on the designated channel path is communicated to the program by means of a channel report (see "Channel Report" on page 17-19).

Special Conditions

Condition code 2 is set, and no other action is taken, when, on some models, the channel-path-reset facility is busy performing the channel-path-reset function for a previous execution of the RESET CHANNEL PATH instruction.

Condition code 3 is set, and no other action is taken, when, on some models, the designated channel path is not operational for the execution of RESET CHANNEL PATH. On these models, the channel path is not operational for the execution of RESET CHANNEL PATH when the designated channel path is not physically available.

If the channel-path-reset facility is busy and the designated channel path is not physically available, it depends on the model whether condition code 2 or 3 is set.

RESET CHANNEL PATH can encounter the program exceptions described or listed below.

Bit positions 32-55 of general register 1 must contain zeros; otherwise, an operand exception is recognized.

Resulting Condition Code:

- 0 Function initiated
- 1 .
- 2 Busy
- 3 Not operational


Program Exceptions:

- Operand
- · Privileged operation

Programming Notes:

- 1. To eliminate the possibility of a data-integrity exposure for devices that have the capability of generating unsolicited device-end status, I/O operations in progress with such devices on the channel path for which RESET CHANNEL PATH is to be executed must be terminated by the execution of either HALT SUBCHANNEL or CLEAR SUBCHANNEL. Otherwise, subsequent to receiving the reset signal, the device may present an unsolicited device end that may be interpreted by the channel subsystem as a solicited device end and cause command chaining to occur.
- If the status-verification facility is being used and RESET CHANNEL PATH is executed without first stopping all ongoing operations associated with the channel path being reset, erroneous device-status-check conditions may be detected.

RESUME SUBCHANNEL



The channel subsystem is signaled to perform the resume function at the designated subchannel.

General register 1 contains the subsystemidentification word that designates the subchannel at which the resume function is to be performed.

The subchannel is made resume pending.

Logically prior to the setting of condition code 0 and only if the subchannel is currently in the suspended state, path-not-operational conditions at the subchannel, if any, are cleared.

The channel subsystem is signaled to asynchronously perform the resume function. The resume function is summarized below in the section "Associated Functions" and is described in detail in "Start Function and Resume Function" on page 15-17.

Condition code 0 is set to indicate that the actions described above have been taken.

Associated Functions

Subsequent to the execution of RESUME SUB-CHANNEL, the channel subsystem asynchronously performs the resume function. Except when the subchannel is subchannel active, if the execution of RESUME SUBCHANNEL results in the setting of condition code 0, performance of the resume function causes execution of a currently suspended channel program to be resumed, provided that the suspend flag for the current CCW has been set to zero by the program. If the suspend flag remains one, the execution of the channel program remains suspended. But, if the subchannel is subchannel active at the time the execution of RESUME SUBCHANNEL results in the setting of condition code 0, then it is unpredictable whether the execution of the current program is resumed or whether it is found by the resume function that the subchannel has become suspended in the interim. The subchannel is found to be suspended by the resume function only if the subchannel is status pending with intermediate status when the resume-pending condition is recognized by the channel subsystem. (See "Start Function and Resume Function" on page 15-17.)

Special Conditions

Condition code 1 is set, and no other action is taken, when the subchannel is status pending.

Condition code 2 is set, and no other action is taken, when the resume function is not applicable. The resume function is not applicable when the subchannel (1) has any function other than the start function alone specified, (2) has no function specified, (3) is resume pending, or (4) does not have suspend control specified for the start function in progress.

Condition code 3 is set, and no other action is taken, when the subchannel is not operational for the resume function. A subchannel is not opera-

tional for the resume function if the subchannel is not provided in the channel subsystem, has no valid device number assigned to it, or is not enabled.

RESUME SUBCHANNEL can encounter the program exceptions described or listed below.

Bit positions 32-47 of general register 1 must contain the value 0001 hex; otherwise, an operand exception is recognized.

Resulting Condition Code:

- Function initiated
- Status pending 1
- 2 Function not applicable
- Not operational

Program Exceptions:

- Operand
- Privileged operation

Programming Notes:

1. When channel-program execution is resumed from the suspended state, the device views the resumption as the beginning of a new chain of commands. When the suspension of channel-program execution occurs and the device requires that certain commands be first or appear only once in a chain of commands (for example, direct-access-storage devices), the program must ensure that the appropriate commands in the proper sequence are fetched by the channel subsystem after channel-program execution is resumed. One way the program can ensure proper sequencing of commands at the device is by allowing the I/O interruption to occur for an intermediate interruption condition due to suspension.

It is not reliable to notify the program that the subchannel is suspended by using the PCI flag in the CCW that contains the S flag because the PCI I/O interruption may occur before the subchannel is suspended. SCSW would indicate that an I/O operation is in progress at the subchannel and device in this case.

The suspend flag of the target CCW should be set to zero before RESUME SUB-CHANNEL is executed; otherwise, it is possible that the resume-pending condition may

be recognized and the CCW refetched while the suspend flag is still one, in which case the resume-pending condition would be reset, and the execution of the channel program would be suspended. If the suspend flag of the target CCW is set to zero before the execution of RESUME SUBCHANNEL, the channel program is not suspended, provided that the subchannel is not subchannel active at the time the execution of RESUME SUB-CHANNEL results in the setting of condition code 0. If condition code 0 is set while the subchannel is still subchannel active, it is unpredictable whether the resume-pending condition is recognized by the channel subsystem or whether it is found by the resume function that the subchannel has become suspended in the interim. The subchannel is found to be suspended by the resume function only if the subchannel is status pending with intermediate status at the time the resumepending condition is recognized. When the subchannel is suspended, the execution of TEST SUBCHANNEL, which clears the intermediate interruption condition, also clears the indication of resume pending.

2. Some models recognize a resume-pending condition only after a CCW having an S flag validly set to one is fetched. Therefore, if a subchannel is resume pending and, during the execution of the channel program, no CCW is fetched having an S flag validly set to one, the subchannel remains resume pending until the primary interruption condition is cleared by TEST SUBCHANNEL.


Ī

I

ı

- Path availability is not tested during the execution of RESUME SUBCHANNEL. Instead, path availability is tested when the channel subsystem begins performance of the resume function.
- 4. The contents of the CCW fetched during performance of the resume function may be different from the contents of the same CCW when it was previously fetched and contained an S flag set to one.

SET ADDRESS LIMIT



The address-limit-checking facility is signaled to use the specified address as the address-limit value, and the specified address is passed to the facility.

General register 1 contains the absolute address to be used as the address-limit value. The specified address must be on a 64K-byte boundary and may designate a maximum absolute storage address of 2,147,418,112 (7FFF0000 hex) regardless of whether the CPU is operating in the 24-bit, the 31-bit, or the 64-bit addressing mode. Bits 0-31 of general register 1 are ignored, and bit 32 must be zero.

General register 1 has the following format:

Associated Functions

The value that is used by the address-limit-checking facility when determining whether to permit or prohibit a data access is called the address-limit value. The initial address-limit value is zero. The initial address-limit value is used by the address-limit-checking facility until the facility recognizes a signal, caused by the execution of SET ADDRESS LIMIT, to use a specified address. The recognition of this specified address as the new address-limit value occurs asynchronously with respect to the execution of SET ADDRESS LIMIT.

If address-limit checking is specified for a subchannel, then whether the specified address is used by the address-limit-checking facility, when determining whether to permit or prohibit a data access, depends on whether SET ADDRESS LIMIT was executed before, during, or after the execution of START SUBCHANNEL for that subchannel. If SET ADDRESS LIMIT is executed before START SUBCHANNEL, the specified address is used by the address-limit-checking

If SET ADDRESS LIMIT is executed facility. during or after the execution of START SUB-CHANNEL, it is unpredictable whether the specified address is used by the address-limit-checking facility for that particular start function. description of the manner in which address-limit checking is performed. see "Address-Limit Checking" on page 17-17.

Special Conditions

SET ADDRESS LIMIT can encounter the program exceptions described or listed below.


The address in general register 1 must be designated on a 64K-byte boundary, and bit 32 of general register 1 must be zero; otherwise, an operand exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:


- Operand
- Privileged operation

SET CHANNEL MONITOR



Each of the measurement-block-update mode and device-connect-time-measurement mode of the channel subsystem is made either active or inactive, depending on the values of measurement-mode-control bits in general register If the measurement-mode-control bit for measurement-block update is one. the measurement-block origin and measurement-block key are passed to the channel subsystem.

General register 1 has the following format:



Ignored: Bit positions 0-31 of general register 1 are ignored.

Measurement-Block Key (MBK): Bit positions 32-35 of general register 1 contain measurement-block key. When bit 62 is one, MBK specifies the access key that is to be used by the channel subsystem when it accesses the measurement-block area. Otherwise, MBK is ignored.

Measurement-Block-Update Control (M): Bit 62 of general register 1 is the measurement-modecontrol bit that controls the measurement-blockupdate mode. When bit 62 of general register 1 is one and conditions allow, the measurement-blockupdate facility is signaled to asynchronously make the measurement-block-update mode active. In addition, the measurement-block-origin (MBO) address general register 2 measurement-block key (MBK) in general register 1 are passed to the measurement-block-update facility. The asynchronous functions that are performed by the measurement-block-update facility are summarized below in the section "Associated Functions" and are described in detail in "Channel-Subsystem Monitoring" on page 17-1.

When bit 62 of general register 1 is zero and conditions allow, the measurement-block-update mode is made inactive if it is active or remains inactive if it is inactive. The contents of bit positions 32-35 (MBK) of general register 1 and the contents of general register 2 are ignored.

Device-Connect-Time-Measurement Control Bit 63 of general register 1 is the measurement-mode-control bit that controls the device-connect-time-measurement mode. bit 63 is one and conditions allow, the deviceconnect-time-measurement mode is made active if it is inactive or remains active if it is active. When bit 63 is zero and conditions allow, the deviceconnect-time-measurement mode is made inactive if it is active or remains inactive if it is inactive.

Bit positions 36-61 of general register 1 are reserved and must contain zeros; otherwise, an operand exception is recognized.

General register 2 has the following format:



| Measurement-Block-Origin (MBO) Address:

When bit 62 (M) of general register 1 is one, bit I positions 0-63 of general register 2 contain the l absolute address of the measurement-block origin which is the beginning (MBO). measurement-block area. The MBO address is used by the channel subsystem to locate measurement blocks. The origin of the measurementblock area must be designated on a 32-byte boundary; otherwise, an operand exception is recognized. When bit 62 of general register 1 is zero, the contents of general register 2 are ignored.

If the channel-subsystem timer that is used by the channel-subsystem-monitoring facilities is in the error state, the state is reset. This happens independent of the setting of the two measurementmode-control bits. (See "Channel-Subsystem Timing" on page 17-2 for a description of the timing facilities.)

Associated Functions

1

When the measurement-block-update facility is signaled (by means of SET CHANNEL MONITOR) to make the measurement-block-update mode active, the functions that are performed by the facility depend on whether or not the mode is already active when the signal is generated.

If the measurement-block-update mode is inactive when the signal is generated, the mode remains inactive until the measurement-block-update facility recognizes the signal. When the measurement-block-update facility recognizes the signal, the measurement-block-update mode is made active, and the MBK and MBO associated with that signal (that is, the MBK and MBO that were passed when the signal was generated) are used to control the storing of measurement data.

If the measurement-block-update mode is active when the signal is generated, the mode remains active, and the MBK and MBO associated with the a previous execution of CHANNEL SET MONITOR instruction continue to be used to control the storing of measurement data until the measurement-block-update facility recognizes the When the measurement-block-update signal. facility recognizes the signal, the MBK and MBO associated with that signal are used instead of the

MBK and MBO associated with the execution of a previous SET CHANNEL MONITOR instruction.

In either of the above cases, the measurementblock-update facility recognizes the signal during, or subsequent to, the execution of the SET CHANNEL MONITOR instruction that caused the signal to be generated and logically prior to the performance of any start function that is initiated by the subsequent execution of START SUB-CHANNEL for a subchannel that is enabled for measurement by this facility. If a subchannel that is enabled for measurement by this facility already has a start function in progress when the signal is generated, it is unpredictable when measurement data for that subchannel is stored by using the MBK and MBO associated with that signal.

While the measurement-block-update mode is active, performance measurements are accumulated for subchannels that are enabled for measurement-block update. Measurements for a subchannel are accumulated in a single 32-byte measurement block within the measurement-block area. A subchannel is enabled for the measurement-block-update mode by setting the measurement-block-update-enable bit to one in the SCHIB and then executing MODIFY SUB-CHANNEL for that subchannel. The measurement block that is used to accumulate measurements for a subchannel is determined by the measurement-block index that is contained in the subchannel.

When the device-connect-time-measurement mode is active, measurements of the length of time that the device is actively communicating with the channel subsystem during the execution of a channel program are accumulated for subchannels that are enabled for device-connect-time measurement. Measurements for a subchannel are provided in the extended-status word (ESW) of the IRB. A subchannel is enabled for device-connecttime-measurement mode by setting the deviceconnect-time-measurement-enable bit to one in the SCHIB and then executing MODIFY SUB-CHANNEL for that subchannel.

For a more detailed description of the measurement-block-update mode, the format and contents of the measurement block, and the device-connect-time-measurement mode. "Channel-Subsystem Monitoring" on page 17-1.

Special Conditions

SET CHANNEL MONITOR can encounter the program exceptions described or listed below.

Bits 36-61 of general register 1 must be zeros. When bit 62 (M) of general register 1 is one, the MBO address in general register 2 must be designated on a 32-byte boundary. Otherwise, an operand exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

- Operand
- Privileged operation

Programming Note: When the channel subsystem is initialized, the measurement-blockupdate and device-connect-time-measurement modes are made inactive.

START SUBCHANNEL

SSCH	D2 (B2)		[S]	
	'B233'	B2	D2	
0		16 2	20	31

The channel subsystem is signaled to asynchronously perform the start function for the associated device, and the execution parameters that are contained in the designated ORB are placed at the designated subchannel. (See "Operation-Request Block" on page 15-21.)

General register 1 contains a subsystemidentification word that designates the subchannel to be started. The second-operand address is the I logical address of the ORB and must be desig-I nated on a word boundary; otherwise, a specifica-I tion exception is recognized.

The execution parameters contained in the ORB are placed at the subchannel.

When START SUBCHANNEL is executed, the subchannel is status pending with only secondary status, and the extended-status-word-format bit (L) is zero, the status-pending condition is discarded at the subchannel.

The subchannel is made start pending, and the start function is indicated at the subchannel.

Logically prior to the setting of condition code 0, path-not-operational conditions at the subchannel, if any, are cleared.

The channel subsystem is signaled to asynchronously perform the start function. The start function is summarized below in the section "Associated Functions" and is described in detail in "Start Function and Resume Function" on page 15-17.

Condition code 0 is set to indicate that the actions described above have been taken.

Associated Functions

Subsequent to the execution of START SUB-CHANNEL, the channel subsystem asynchronously performs the start function.

The contents of the ORB, other than the fields that must contain all zeros, are checked for validity. On some models, the fields of the ORB that must contain zeros are checked asynchronously, instead of during the execution of the instruction. When invalid fields are detected asynchronously, the subchannel becomes status pending with primary, secondary, and alert status and with deferred condition code 1 and program check indicated. (See "Program Check" on page 16-24.) In this situation, the I/O operation or chain of I/O operations is not initiated at the device, and the condition is indicated by the start-pending bit being stored as one when the SCSW is cleared by the execution of TEST SUBCHANNEL. "Subchannel-Status Word" on page 16-6).

On some models, path availability is tested asynchronously, instead of during the execution of the instruction. When no channel path is available for selection, the subchannel becomes status pending with primary and secondary status and with deferred condition code 3 indicated. The I/O operation or chain of I/O operations is not initiated at the device, and this condition is indicated by the start-pending bit being stored as one when the SCSW is cleared by the execution of TEST SUB-CHANNEL.

If conditions allow, a channel path is chosen, and execution of the channel program that is designated in the ORB is initiated. (See "Start Function and Resume Function" on page 15-17.)

Special Conditions

Condition code 1 is set, and no other action is taken, when the subchannel is status pending when START SUBCHANNEL is executed. On some models, condition code 1 is not set when the subchannel is status pending with only secondary status; instead, the status-pending condition is discarded.

Condition code 2 is set, and no other action is taken, when a start, halt, or clear function is currently in progress at the subchannel (see "Function Control (FC)" on page 16-12).

Condition code 3 is set, and no other action is taken, when the subchannel is not operational for START SUBCHANNEL. A subchannel is not operational for START SUBCHANNEL if the subchannel is not provided in the channel subsystem, has no valid device number associated with it, or is not enabled.

A subchannel is also not operational for START SUBCHANNEL, on some models, when no channel path is available for selection. On these models, the lack of an available channel path is detected as part of the START SUBCHANNEL execution. On other models, channel-path availability is only tested as part of the asynchronous start function.

START SUBCHANNEL encounter can the program exceptions described or listed below.

Bit positions 32-47 of general register 1 must contain the value 0001 hex; otherwise, an operand exception is recognized.

In word 1 of the ORB, bits 13 and 25-30 must be zeros, and, in word 2 of the ORB, bit 0 must be zero. Otherwise, on some models, an operand exception is recognized. On other models, an I/O-interruption condition is generated, indicating program check, as part of the asynchronous start function.

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized, and the execution of START SUBCHANNEL is suppressed.

The execution of START SUBCHANNEL is suppressed on all addressing and protection exceptions.

Resulting Condition Code:

- Function initiated
- 1 Status pending
- 2 Busy
- Not operational 3

Program Exceptions:

- Access (fetch, operand 2)
- Operand
- Privileged operation
- Specification

STORE CHANNEL PATH STATUS



A channel-path-status word of up to 256 bits is stored at the designated location.

The second-operand address is the logical address of the location where the channel-pathstatus word is to be stored and must be designated on a 32-byte boundary; otherwise, a specification exception is recognized.

The channel-path-status word indicates which channel paths are actively communicating with a device at the time STORE CHANNEL PATH STATUS is executed. Bit positions 0-255 correspond, respectively, to the channel paths having the channel-path identifiers 0-255. Each of the 256 bits at the designated location is set to one, set to zero, or left unchanged, as follows:

- · For all channel paths in the configuration that are actively communicating with devices at the time STORE CHANNEL PATH STATUS is executed, the corresponding bits are stored as ones.
- For all channel paths that are (1) provided in the system (PIM bit in the PMCW is one) and (2) in the configuration but not currently being used by the channel subsystem in actively communicating with devices, the corresponding bits are stored as zeros.
- · For all channel paths that are not provided in the system (PIM bit in the PMCW is zero), the

corresponding bits either are not stored or are stored as zeros.

 For all channel paths in the configuration that are in the channel-path-terminal state or are not physically available (the corresponding PAM bit in the PMCW is zero), the corresponding bits are stored as zeros.

Special Conditions

STORE CHANNEL PATH STATUS can encounter the program exceptions described or listed below.

The second operand must be designated on a 32-byte boundary; otherwise, a specification exception is recognized.

The execution of STORE CHANNEL PATH STATUS is suppressed on all addressing and protection exceptions.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (store, operand 2)
- Privileged operation
- Specification

Programming Notes:

1. To ensure a consistent interpretation of channel-path-status-word bits, the program should, prior to the initial use of the area, store zeros at the location where the channelpath-status word is to be stored.

STORE CHANNEL REPORT WORD



A CRW containing information affecting the channel subsystem is stored at the designated location.

The second-operand address is the logical address of the location where the CRW is to be I stored and must be designated on a word I boundary; otherwise, a specification exception is I recognized.

When a malfunction or other condition affecting channel-subsystem operation is recognized, a channel report (consisting of one or more CRWs) describing the condition is made pending for retrieval and analysis by the program. channel report contains information concerning the identity and state of a facility of the channel subsystem following the detection of the malfunction or other condition. For a description of the channel report, the CRW, and program-recovery actions related to the channel subsystem, see "Channel-Subsystem Recovery" on page 17-18.

When one or more channel reports are pending, the instruction causes a CRW to be stored at the designated location and condition code 0 to be set. A pending CRW can only be stored by execution of STORE CHANNEL REPORT WORD and, once stored, is no longer pending. Thus, each pending CRW is presented only once to the program.

When no channel reports are pending in the channel subsystem, execution of STORE CHANNEL REPORT WORD causes zeros to be stored at the designated location and condition code 1 to be set.

Special Conditions

STORE CHANNEL REPORT WORD encounter the program exceptions described or listed below.

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.

The execution of STORE CHANNEL REPORT WORD is suppressed on all addressing and protection exceptions.

Resulting Condition Code:

- CRW stored
- 1 Zeros stored
- 2
- 3

Program Exceptions:

- Access (store, operand 2)
- Privileged operation
- Specification

Programming Notes:

- CRW overflow conditions may occur if STORE CHANNEL REPORT WORD is not executed to clear pending channel reports. If the overflow condition is encountered, one or more channel-report words have been lost. (See "Channel-Subsystem Recovery" on page 17-18 for details.)
- A pending CRW can be cleared by any CPU in the configuration executing STORE CHANNEL REPORT WORD, regardless of whether a machine-check interruption has occurred in any CPU.

STORE SUBCHANNEL

STSC	STSCH D2(B2)			[8]	
	'B234'		B2	D2	
0			16 2	20	31

Control and status information for the designated subchannel is stored in the designated SCHIB.

General register 1 contains a subsystemidentification word that designates the subchannel for which the information is to be stored. The second-operand address is the logical address of the SCHIB and must be designated on a word boundary; otherwise, a specification exception is recognized.

The information that is stored in the SCHIB consists of a path-management-control word, a SCSW, and three words of model-dependent information. (See "Subchannel-Information Block" on page 15-1.)

The execution of STORE SUBCHANNEL does not change any information at the subchannel.

Condition code 0 is set to indicate that control and status information for the designated subchannel has been stored in the SCHIB. Whenever the execution of STORE SUBCHANNEL results in the setting of condition code 0, the information in the SCHIB indicates a consistent state of the subchannel.

Special Conditions

Condition code 3 is set, and no other action is taken, when the designated subchannel is not operational for STORE SUBCHANNEL. A subchannel is not operational for STORE SUBCHANNEL if the subchannel is not provided in the channel subsystem.

STORE SUBCHANNEL can encounter the program exceptions described or listed below.

Bit positions 32-47 of general register 1 must contain the value 0001 hex; otherwise, an operand exception is recognized.

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 SCHIB stored
- 1 -
- 2 --
- 3 Not operational

Program Exceptions:

- Access (store, operand 2)
- Operand
- Privileged operation
- Specification

Programming Notes:

- Device status that is stored in the SCSW may include device-busy, control-unit-busy, or control-unit-end indications.
- The information that is stored in the SCHIB is obtained from the subchannel. The STORE SUBCHANNEL instruction does not cause the channel subsystem to interrogate the addressed device.
- STORE SUBCHANNEL may be executed at any time to sample conditions existing at the subchannel, without causing any pending status conditions to be cleared.
- 4. Repeated execution of STORE SUB-CHANNEL without an intervening delay (for example, to determine when a subchannel changes state) should be avoided because repeated accesses of the subchannel by the CPU may delay or prohibit access of the sub-

channel by the channel subsystem to update the subchannel.

TEST PENDING INTERRUPTION

T	PI D2 (B2)			[8]	
	'B236'		B2	D2	
0		1	6 2	20	31

The I/O-interruption code for a pending I/O interruption at the subchannel is stored at the location designated by the second-operand address, and the pending I/O-interruption request is cleared.

The second-operand address, when nonzero, is the logical address of the location where the twoword I/O-interruption code, consisting of words 0 and 1, is to be stored. The second-operand address must be designated on a word boundary; otherwise, a specification exception is recognized.


If the second-operand address is zero, the threeword I/O-interruption code, consisting of words 0-2, is stored at real locations 184-195. In this case, low-address protection and key-controlled protection do not apply.

In the access-register mode when the secondoperand address is zero, it is unpredictable whether access-register translation occurs for access register B2. If the translation occurs, the resulting address-space-control element is not used; that is, the interruption code still is stored at real locations 184-195.

Pending I/O-interruption requests are accepted only for those I/O-interruption subclasses allowed by the I/O-interruption-subclass mask in control register 6 of the CPU executing the instruction. If no I/O-interruption requests exist that are allowed by control register 6, the I/O-interruption code is not stored, the second-operand location is not modified, and condition code 0 is set.

If a pending I/O-interruption request is accepted, the I/O-interruption code is stored, the pending I/O-interruption request is cleared, and condition code 1 is set. The I/O-interruption code that is stored is the same as would be stored if an I/O interruption had occurred. However, PSWs are not swapped as when an I/O-interruption occurs.


The I/O-interruption code that is stored during the execution of the instruction is defined as follows:



Subsystem-Identification Word (SID): See "I/O-Instruction Formats" on page 14-1.

I I/O-Interruption Parameter: Word 1 contains a four-byte parameter that was specified by the program and passed to the subchannel in word 0 of the ORB or the PMCW. When a device presents alert status and the interruption parameter was not previously passed to the subchannel by an execution of START SUBCHANNEL or MODIFY SUBCHANNEL, this field contains zeros.

I/O-Interruption-Identification Word: Word 2. when stored. contains the I/O-interruption-identification word, which further identifies the source of the I/O-interruption. Word 2 is stored only when the second-operand address is zero. The I/O-interruption-identification word is defined as follows:



I/O-Interruption Subclass (ISC): Bit positions 2-4 of the I/O-interruption-identification word contain an unsigned binary integer, in the range 0-7, that specifies the I/O-interruption subclass associated with the subchannel for which the pending I/O-interruption request was cleared.

Special Conditions

TEST PENDING INTERRUPTION can encounter the program exceptions described or listed below.

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.

The execution of TEST PENDING INTER-RUPTION is suppressed on all addressing and protection exceptions.

Resulting Condition Code:

- 0 Interruption code not stored
- Interruption code stored 1
- 2

3

Program Exceptions:

- · Access (store, operand 2, second-operand address nonzero only)
- Privileged operation
- Specification

Programming Notes:

- 1. TEST PENDING INTERRUPTION should only be executed with a second-operand address of zero when I/O interruptions are masked off. Otherwise, an I/O-interruption code stored by the instruction may be lost if an I/O interruption occurs. The I/O-interruption code that identifies the source of an I/O interruption taken subsequent to TEST PENDING INTER-RUPTION is also stored at real locations 184-195, replacing an I/O-interruption code that was stored by the instruction.
- 2. In the access-register mode when the secondoperand address is zero, an access exception is recognized if access-register translation occurs and the access register is in error. This exception can be prevented by making the B2 field zero or by placing 00000000 hex, 0000001 hex, or any other valid contents in the access register.

TEST SUBCHANNEL

TSCH	D2 (B2)		[8]	
	'B235'	B2	D2	
0		16 2	20	31

Control and status information for the subchannel is stored in the designated IRB.

General register 1 contains a subsystemidentification word that designates the subchannel for which the information is to be stored. The second-operand address is the logical address of the IRB and must be designated on a word boundary; otherwise, a specification exception is recognized.

The information that is stored in the IRB consists of a SCSW, an extended-status word, and an extended-control word. (See "Interruption-Response Block" on page 16-6.)

If the subchannel is status pending, the statuspending bit of the status-control field is stored as one. Whether or not the subchannel is status pending has an effect on the functions that are performed when TEST SUBCHANNEL is executed.

When the subchannel is status pending and TEST SUBCHANNEL is executed, information, as described above, is stored in the IRB, followed by the clearing of certain conditions and indications that exist at the subchannel as described in Figure 14-2 on page 14-20. If an I/O-interruption request is pending for the subchannel, the request is cleared. Condition code 0 is set to indicate that these actions have been taken.

When the subchannel is not status pending and TEST SUBCHANNEL is executed, information, as described above, is stored in the IRB, and no conditions or indications are cleared. Condition code 1 is set to indicate that these actions have been taken.

Figure 14-2 on page 14-20 describes which conditions and indications are cleared by TEST SUB-CHANNEL when the subchannel is status pending. All other conditions and indications at the subchannel remain unchanged.

		Subchannel Condition*							
Field	Alert Status Pdg	Int Status Pdg	Pri Status Pdg	Sec Status Pdg	Status Pdg Alone				
Function Control	С	Nc	С	С	С				
Activity Control	Ср	Nr	Ср	Ср	Ср				
Status Control	Cs	Cs	Cs	Cs	Cs				
N condition	С	Nr	С	С	С				

Explanation:

- * Note that the rightmost column applies to status pending when it is alone. The other four status-pending conditions result in the clearing actions given. These actions apply both when a single status-pending condition occurs and when a combination of the four status-pending conditions occurs. In the combination case, all the clearing actions of the individual cases apply.
- C Cleared.
- Cp The resume-, start-, halt-, clear-pending, and suspended conditions are cleared.
- Cs The status-pending condition is cleared.
- Nc Not changed unless function control indicates the halt function and activity control indicates suspended. If both the halt function and suspended are indicated, conditions are cleared as for status pending alone.
- Nr Not changed unless activity control indicates suspended and function control indicates the start function with or without the halt function. If the halt function is indicated, the conditions are cleared as for status pending alone. If only the start function is indicated, the resume-pending condition and the N condition are cleared.

Figure 14-2. Conditions and Indications Cleared at the Subchannel by TEST SUBCHANNEL

Special Conditions

Condition code 3 is set, and no other action is taken, when the subchannel is not operational for TEST SUBCHANNEL. A subchannel is not operational for TEST SUBCHANNEL if the subchannel is not provided, has no valid device number associated with it, or is not enabled.

TEST SUBCHANNEL can encounter the program exceptions described or listed below.

Bit positions 32-47 of general register 1 must contain the value 0001 hex; otherwise, an operand exception is recognized.

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.

When the execution of TEST SUBCHANNEL is on addressing and protection exceptions, the state of the subchannel is not changed.

Resulting Condition Code:

- IRB stored; subchannel status pending
- 1 IRB stored; subchannel not status pending
- 2
- 3 Not operational

Program Exceptions:

- Access (store, operand 2)
- Operand
- Privileged operation
- Specification

Programming Notes:

- 1. Device status that is stored in the SCSW may include device-busy, control-unit-busy, control-unit-end indications.
- 2. The information that is stored in the IRB is obtained from the subchannel. The TEST SUBCHANNEL instruction does not cause the channel subsystem to interrogate addressed device.
- 3. When an I/O interruption occurs, it is the result of a status-pending condition at the subchannel, and typically TEST SUBCHANNEL is executed to clear the status. TEST SUB-CHANNEL may also be executed at any other time to sample conditions existing at the subchannel.
- 4. Repeated execution of TEST SUBCHANNEL to determine when a start function has been completed should be avoided because there are conditions under which the completion of the start function may or may not be indicated. For example, if the channel subsystem is holding an interface-control-check (IFCC) condition in abeyance (for any subchannel) because another subchannel is already status pending, and if the start function being tested

- by TEST SUBCHANNEL has as the only path available for selection the channel path with the IFCC condition, then the start function may not be initiated until the status-pending condition in the other subchannel is cleared, allowing the IFCC condition to be indicated at the subchannel to which it applies.
- 5. Repeated execution of TEST SUBCHANNEL without an intervening delay, for example, to determine when a subchannel changes state, should be avoided because repeated accesses of the subchannel by the CPU may delay or prohibit accessing of the subchannel by the channel subsystem. Execution of
- TEST SUBCHANNEL by multiple CPUs for the same subchannel at approximately the same time may have the same effect and also should be avoided.
- 6. The priority of I/O-interruption handling by a CPU can be modified by the execution of TEST SUBCHANNEL. When TEST SUB-CHANNEL is executed and the designated subchannel has an I/O-interruption request pending, that I/O-interruption request is cleared, and the SCSW is stored, without regard to any previously established priority. The relative priority of the remaining I/O-interruption requests is unchanged.

Chapter 15. Basic I/O Functions

Control of Basic I/O Functions 15-1	Operation-Request Block 15-	-21
Subchannel-Information Block 15-1	Channel-Command Word 15-	-26
Path-Management-Control Word 15-2	Command Code 15-	-27
Subchannel-Status Word 15-7	Designation of Storage Area 15-	-28
Model-Dependent Area 15-7	Chaining	-30
Summary of Modifiable Fields 15-8	Data Chaining 15-	-32
Channel-Path Allegiance 15-10	Command Chaining 15	-33
Working Allegiance 15-11	Skipping	-34
Active Allegiance 15-11	Program-Controlled Interruption 15	-34
Dedicated Allegiance 15-11	CCW Indirect Data Addressing 15-	-35
Channel-Path Availability 15-12	Suspension of Channel-Program	
Control-Unit Type	Execution	-37
Clear Function	Commands and Flags 15	-39
Clear-Function Path Management 15-13	Branching in Channel Programs 15-	
Clear-Function Subchannel Modification .15-13	Transfer in Channel 15	-40
Clear-Function Signaling and	Command Retry 15	-41
Completion	Concluding I/O Operations before Initiation .15-	-41
Halt Function	Concluding I/O Operations during Initiation .15-	-41
Halt-Function Path Management 15-15	Immediate Conclusion of I/O Operations 15-	-42
Halt-Function Signaling and Completion .15-15	Concluding I/O Operations during Data	
Start Function and Resume Function 15-17	Transfer	-42
Start-Function and Resume-Function	Channel-Path-Reset Function 15-	-44
Path Management 15-18	Channel-Path-Reset-Function Signaling . 15-	-44
Performance of I/O Operations 15-20	Channel-Path-Reset-Function-	
Blocking of Data	Completion Signaling 15-	-44

Some I/O instructions specify to the channel subsystem that a function is to be performed. Collectively, these functions are referred to as the basic I/O functions. The basic I/O functions are the clear, halt, start, resume, and channel-path-reset functions.

Control of Basic I/O Functions

Information that is present at the subchannel controls how the clear, halt, resume, and start functions are performed. This information is communicated to the program in the subchannel-information block during the execution of STORE SUBCHANNEL.


Subchannel-Information Block

The subchannel-information block (SCHIB) is the operand of the MODIFY SUBCHANNEL and STORE SUBCHANNEL instructions. The two rightmost bits of the SCHIB address are zeros, designating the SCHIB on a word boundary. The SCHIB contains three major fields: the pathmanagement-control word (PMCW). subchannel-status word (SCSW), and a model-(Figure 15-1 on page 15-2 dependent area. shows the format of the PMCW, and Figure 16-2 on page 16-7 shows the format of the SCSW.)

STORE SUBCHANNEL is used to store the current PMCW, the SCSW, and model-dependent data of the designated subchannel. MODIFY SUBCHANNEL alters certain PMCW fields at the subchannel. When the program needs to change the contents of one or more of the PMCW fields, the normal procedure is to (1) issue STORE SUBCHANNEL to obtain the current contents, (2) perform the required modifications to the

© Copyright IBM Corp. 1990-2001 15-1

PMCW in main storage, and (3) issue MODIFY SUBCHANNEL to pass the new information to the subchannel. The SCHIB has the following format:



Path-Management-Control Word

Words 0-6 of the SCHIB contain the pathmanagement-control word (PMCW). The PMCW has the format shown in Figure 15-1 when the subchannel is valid (see "Device Number Valid (V)" on page 15-4).

The format of the PMCW is as follows:

0	Interruption Parameter												
1	00 ISC 000 E LM MM D T V Device Number												
2	LPM PNOM						И		LPUM	PIM			
3	MBI							POM PAM					
4	CHPID-0 CHPID-1								CHPID-2	CHPID-3			
5	CHPID-4 CHPID-5)-!		CHPID-6	CHPID-7			
6	0	9000000 00000000					900	9		00000000	0000000	S	
0 8								16 2	24	31			

Figure 15-1. PMCW Format

Interruption Parameter: Bit positions 0-31 of word 0 contain the interruption parameter that is stored as word 1 of the interruption code. The interruption parameter can be set to any value by START SUBCHANNEL and MODIFY SUB-CHANNEL. The initial value of the interruption parameter is zero.

I/O-Interruption-Subclass Code (ISC): Bits 2-4 of word 1 are an unsigned binary integer, in the range 0-7, that corresponds to the bit position of the I/O-interruption subclass-mask bit in control register 6 of each CPU in the configuration. The setting of that mask bit in control register 6 of a CPU controls the recognition of interruption requests relating to this subchannel by that CPU (see "Priority of Interruptions" on page 16-4). The ISC can be set to any value by MODIFY SUB-CHANNEL. The initial value of the ISC is zero.

Reserved: Bits 0, 1, and 5-7 of word 1 are reserved and stored as zeros by STORE SUB-CHANNEL. Bits 0, 1, 6, and 7 must be zeros when MODIFY SUBCHANNEL is executed; otherwise, an operand exception is recognized. Bit 5 of word 1 is ignored when MODIFY SUBCHANNEL is executed.

Enabled (E): Bit 8 of word 1, when one, indicates that the subchannel is enabled for all I/O functions. When the E bit is zero, status presented by the device is not made available to the program, and I/O instructions other than MODIFY SUBCHANNEL and STORE SUBCHANNEL that are executed for the designated subchannel cause condition code 3 to be set. The E bit can be either zero or one when MODIFY SUBCHANNEL is executed; initially, all subchannels are not enabled; IPL causes the IPL I/O device to become enabled.

Limit Mode (LM): Bits 9 and 10 of word 1 define the limit mode (LM) of the subchannel. The limit mode is used by the channel subsystem when address-limit checking is invoked for an I/O opera-(See "Address-Limit Checking" page 17-17.) Address-limit checking is under the control of the address-limit-checking-control bit that is passed to the subchannel in the operationrequest block (ORB) during the execution of START SUBCHANNEL. (See "Address-Limit-Checking Control (A)" on page 15-24.) The definitions of the LM bits, whose values are used during data transfer, are as follows:

Bit Bit

9 10 Function

- 0 0 Initialized value. No limit checking is performed for this subchannel.
- 0 1 Data address must be equal to or greater than the current address limit.
- Data address must be less than the current address limit.
- 1 1 Reserved.

Bit positions 9 and 10 can contain any of the first three bit combinations shown above when MODIFY SUBCHANNEL is executed. Specification of the reserved bit combination in the operand causes an operand exception to be recognized when MODIFY SUBCHANNEL is executed.

Measurement-Mode Enable (MM): Bits 11 and 12 of word 1 enable the measurement-block-update mode and the device-connect-time-measurement mode, respectively, of the subchannel. These bits can have any value when MODIFY SUBCHANNEL is executed; initially, neither measurement mode is enabled. The definition of each of these bits is as follows:

Bit

11 Measurement-Block-Update Enable:

- O Initialized value. The subchannel is not enabled for measurement-block update. Storing of measurement-block data does not occur.
- 1 The subchannel is enabled for measurement-block update. lf the measurement-block-update mode is active, measurement data is accumulated in the measurement block at the time channelprogram execution is completed or suspended at the subchannel or completed at the device, as appropriate, provided no error conditions described by subchannel logout have been detected. (See "Measurement-Block Update" on page 17-2.) measurement-block-update mode is inactive, no measurement-block data is stored.

Bit Device-Connect-Time-Measurement

12 Enable:

- O Initialized value. The subchannel is not enabled for device-connect-time measurement. Storing of the device-connect-time interval (DCTI) in the extended-status word (ESW) does not occur.
- The subchannel is enabled for device-connect-time measurement. If the device-connect-time-measurement mode is active and timing facilities are provided for the subchannel, the value of the DCTI is stored in the ESW when TEST SUBCHANNEL is executed after channel-program execution is completed or suspended at the subchannel, provided no error conditions described by subchannel logout have been detected. If the device-connect-time-measurement mode is inactive, no measurement values are stored in the ESW.

The meaning of the measurement-mode-enable bits (MM), described above, applies when the timing-facility bit for the subchannel is one. When the timing-facility bit is zero, the effect of the MM bits is changed, as described below under "Timing Facility." (For more discussion on measurement modes, see "Measurement-Block Update" on page 17-2 and "Device-Connect-Time Measurement" on page 17-8.)

Multipath Mode (D): Bit 13 of word 1, when one, indicates that the subchannel operates in the multipath mode when performing an I/O operation or chain of I/O operations. For proper operation in the multipath mode when more than one channel path is available for selection, the associated device must have the dynamic-reconnection feature installed and must be set up for multipathmode operation. During performance of a start function in the multipath mode, a device is allowed to request service from the channel subsystem over any of the channel paths indicated at the subchannel as being available for selection (see "Logical-Path Mask (LPM)" on page 15-4 and "Path-Available Mask (PAM)" on page 15-7). Bit 13, when zero, indicates that the subchannel operates in single-path mode when performing an I/O operation or chain of I/O operations. In the singlepath mode, the entire start function is performed by using the channel path on which the first command of the I/O operation or chain of I/O operations was accepted by the device. The D bit can be either zero or one when MODIFY SUB-

CHANNEL is executed; initially, the subchannel is in the single-path mode.

Timing Facility (T): Bit 14 of word 1, when one, indicates that the channel-subsystem-timing facility is available for the subchannel and is under the control of the two measurement-mode-enable bits (MM) and SET CHANNEL MONITOR. when zero, indicates that the channel-subsystemtiming facility is not available for the subchannel. When bit 14 is zero, the START SUBCHANNEL count is the only measurement data that can be accumulated in the measurement block for the subchannel. Storing of the START SUB-CHANNEL count is under the control of bit 11 and SET CHANNEL MONITOR, as described above under "Measurement Mode Enable." Similarly, if the T bit is zero, no device-connect-time-interval (DCTI) values can be measured for the subchannel. (See "Measurement-Block Update" on page 17-2 and "Device-Connect-Time Measurement" on page 17-8.)

Device Number Valid (V): Bit 15 of word 1, when one, indicates that the device-number field (see below) contains a valid device number and that a device associated with this subchannel may be physically installed. Bit 15, when zero, indicates that the subchannel is not valid, there is no I/O device currently associated with the subchannel, and the contents of all other defined fields of the SCHIB are unpredictable.

Device Number: Bit positions 16-31 of word 1 contain the binary representation of the four-digit hexadecimal device number of the device that is associated with this subchannel. The device number is a system-unique parameter that is assigned to the subchannel and the associated device when the device is installed.

Logical-Path Mask (LPM): Bits 0-7 of word 2 indicate the logical availability of channel paths to the associated device. Each bit of the LPM corresponds one-for-one, by relative bit position, with a CHPID located in an associated byte of words 4 and 5 of the SCHIB. A bit set to one means that the corresponding channel path is logically available; a zero means the corresponding channel path is logically not available. When a channel path is logically not available, the channel subsystem does not use that channel path to initiate performance of any clear, halt, resume, or start function, except when a dedicated allegiance exists for that channel path. When a dedicated allegiance exists at the subchannel for a channel path, the logical availability of the channel path is ignored whenever a clear, halt, resume, or start function is performed. (See "Channel-Path Allegiance" on page 15-10). If the subchannel is idle, the logical availability of the channel path is ignored whenever the control unit initiates a request to present alert status to the channel subsystem. The logical availability of a channel path associated with the subchannel can be changed by setting the corresponding LPM bit in the SCHIB and then issuing MODIFY SUBCHANNEL, or by setting the corresponding LPM bit in the ORB and then issuing START SUBCHANNEL. each installed channel path is logically available.

Path-Not-Operational Mask (PNOM): Any of bits 8-15 of word 2, when one, indicates that a path-not-operational condition has been recognized on the corresponding channel path. Each bit of the PNOM corresponds one-for-one, by relative bit position, with a CHPID located in an associated byte of words 4 and 5 of the SCHIB. The channel subsystem recognizes a path-notoperational condition when, during an attempted device selection in order to perform a clear, halt, resume, or start function, the device associated with the subchannel appears not operational on a channel path that is operational for the subchannel. When a path-not-operational condition is recognized, the state of the channel path changes from operational for the subchannel to not operational for the subchannel. A channel path is operational for the subchannel if the associated device appeared operational on that channel path the last time the channel subsystem attempted device selection in order to perform a clear, halt, resume, or start function. A device appears to be operational on a channel path when the device responds to an attempted device selection. A channel path is not operational for the subchannel if the associated device appeared not operational on that channel path the last time the channel subsystem attempted device selection in order to perform a clear, halt, resume, or start function. Any of bits 8-15 of word 2, when zero, indicates that a path-not-operational condition has not been recognized on the corresponding channel path.

Initially, each of the eight possible channel paths associated with each subchannel is considered to be operational, regardless of whether the respective channel paths are installed or available; therefore, unless a path-not-operational condition is recognized during initial program loading, the PMCW, if stored, contains a PNOM of all zeros if stored prior to the execution of a CLEAR SUB-CHANNEL, HALT SUBCHANNEL, RESUME SUB-CHANNEL, or START SUBCHANNEL instruction.

Programming Note: The PNOM indicates those channel paths for which a path-not-operational condition has been recognized during the performance of the most recent clear, halt, resume, or start function. That is, the PNOM indicates which of the channel paths associated with the subchannel have made a transition from the operational to the not-operational state for the subchannel during the performance of the most recent clear, halt, resume, or start function. However, the transition of a channel path from the not-operational to the operational state for the subchannel is indicated in the POM. Therefore, the POM must be examined in order to determine whether any of the channel paths that are associated with a designated subchannel are operational for the subchannel.

Furthermore, while performing either a start function or a resume function, the transition of a channel path from the not-operational to the operational state for the subchannel is recognized by the channel subsystem only during the initiation sequence for the first command specified by the start function or implied by the resume function. Therefore, a channel path that is currently not operational for the subchannel can be used by the device associated with the subchannel when reconnecting to the channel subsystem in order to continue command chaining; however, the channel subsystem does not indicate a transition of that channel path from the not-operational to the operational state for the subchannel in the POM.

POM Value Device St before Se Attempt	tate	Value of Specified Bit Subsequent to Selection Attempt			
Device State¹	POM	POM	PNOM ²	SCSW N Bit	
OP NOP OP NOP	0 0 1 1	1 0 1 0	0 0 0 1	0 0 0 1 ³	

Explanation:

- Device state as it appears on the corresponding channel path.
- Prior to the attempted device selection during the performance of either a start function or a resume function while the subchannel is suspended, the channel subsystem clears all existing path-not-operational conditions, if any, at the designated subchannel.
- The N bit (bit 15 of word 0 of the SCSW) is indicated to the program and the N condition is cleared at the subchannel when TEST SUBCHANNEL is executed the next time the subchannel is status pending for other than intermediate status alone provided that it is not also suspended.
- NOP The device is not operational on the corresponding channel path.
- OP The device is operational on the corresponding channel path.

Figure 15-2. Resulting POM, PNOM, and N-Bit Values Subsequent to Selection Attempt

Last-Path-Used Mask (LPUM): Bits 16-23 of word 2 indicate the channel path that was last used for communicating or transferring information between the channel subsystem and the device. Each bit of the LPUM corresponds one-for-one, by relative bit position, with a CHPID located in an associated byte of words 4 and 5 of the SCHIB. Each bit of the LPUM is stored as zero, except for the bit that corresponds to the channel path last used, whenever one of the following occurs:

- 1. The first command of a start or resume function is accepted by the device (see "Activity Control (AC)" on page 16-13).
- 2. The device and channel subsystem are actively communicating when the suspend function is performed for the channel program in execution.

- 3. Status has been accepted from the device and is recognized as an interruption condition, or a condition has been recognized that suppresses command chaining (see "Interruption Conditions" on page 16-2).
- 4. An interface-control-check condition has been recognized (see "Interface-Control Check" on page 16-28), and no subchannel-logout information is currently present in the subchannel.

The LPUM field of the PMCW contains the most recent setting. The initial value of the LPUM is zero.

Path-Installed Mask (PIM): Bits 24-31 of word 2 indicate which of the channel paths 0-7 to the I/O device are physically installed. The PIM indicates the validity of the channel-path identifiers (see below) for those channel paths that are physically installed. Each bit of the PIM corresponds onefor-one, by relative bit position, with a CHPID located in an associated byte of words 4 and 5 of the SCHIB. A PIM bit stored as one indicates that the corresponding channel path is installed. A PIM bit stored as zero indicates that the corresponding channel path is not installed. The PIM always reflects the full complement of installed paths to the device, regardless of how the system is configured. Therefore, some of the channel paths indicated in the PIM may not be physically available in that configuration, as indicated by the bit settings in the path-available mask (see below). The initial value of the PIM indicates all the physically installed channel paths to the device.

Measurement-Block Index (MBI): Bits 0-15 of word 3 form an index value used by the measurement-block-update facility when the measurement-block-update mode is active (see "SET CHANNEL MONITOR" on page 14-12) and the subchannel is enabled for the mode (see "Measurement-Mode Enable (MM)" page 15-3). When the measurement-block index is used, five zero bits are appended on the right, and the result is added to the measurement-blockorigin address designated by SET CHANNEL MONITOR. The calculated address, called the measurement-block address, designates the beginning of a 32-byte storage area where measurement data is stored. (See "Measurement Block" on page 17-3.) The MBI can contain any value when MODIFY SUBCHANNEL is executed: the initial value is zero.

Path-Operational Mask (POM): Bits 16-23 of word 3 indicate the last known operational state of the device on the corresponding channel paths. Each bit of the POM corresponds one-for-one, by relative bit position, with a CHPID located in an associated byte of words 4 and 5 of the SCHIB. If the associated device appeared operational on a channel path the last time the channel subsystem attempted device selection in order to perform a clear, halt, resume, or start function, then the channel path is operational for the subchannel, and the bit corresponding to the channel path in the POM is one. A device appears to be operational on a channel path when the device responds to an attempted device selection. A channel path is also operational for the subchannel if MODIFY SUBCHANNEL is executed and the bit corresponding to that channel path in the POM is specified as one.

If the associated device appeared not operational on a channel path the last time the channel subsystem attempted device selection in order to perform a clear, halt, resume, or start function, then the channel path is not operational for the subchannel, and the bit corresponding to the channel path in the POM is zero. A channel path is also not operational for the subchannel if MODIFY SUBCHANNEL is executed and the bit corresponding to that channel path in the POM is specified as zero.

If the device associated with the subchannel appears not operational on a channel path that is operational for the subchannel during an attempted device selection in order to perform a clear, halt, resume, or start function, then the channel subsystem recognizes a path-notoperational condition. If an SCSW is subsequently stored, then bit 15 of word 0 is one, indicating the path-not-operational condition. When a path-not-operational condition is recognized, the state of the channel path changes from operational for the subchannel to not operational for the subchannel.

When the channel path is not operational for the subchannel, a path-not-operational condition cannot be recognized. Moreover, a channel path that is not operational for the subchannel may be available for selection; if the channel subsystem chooses that channel path while performing a path-management operation, and if, during the attempted device selection, the device appears to be operational again on that channel path, then the state of the channel path changes from not operational for the subchannel to operational for the subchannel.

The POM can contain any value when MODIFY SUBCHANNEL is executed. Initially, each of the eight possible channel paths associated with each subchannel is considered to be operational, regardless of whether the respective channel paths are installed or available; therefore, unless a path-not-operational condition is recognized during initial program loading, the PMCW, if stored, contains a POM of all ones if stored prior to the execution of a CLEAR SUBCHANNEL, HALT SUBCHANNEL, RESUME SUBCHANNEL, or START SUBCHANNEL instruction.

Path-Available Mask (PAM): Bits 24-31 of word 3 indicate the physical availability of installed channel paths. Each bit of the PAM corresponds one-for-one, by relative bit position, with a CHPID located in an associated byte of words 4 and 5 of the SCHIB. A PAM bit of one indicates that the corresponding channel path is physically available for use in accessing the device. A PAM bit of zero indicates the channel path is not physically available for use in accessing the device. When a channel path is not physically available, it may, depending on the model and the extent of failure, be used during performance of the reset-channelpath function. A channel path that is physically available may become not physically available as a result of reconfiguring the system, or this may occur as a result of the performance of the channel-path-reset function. The initial value of the PAM reflects the set of channel paths by which the I/O device is physically accessible at the time of initialization.

Note: The change in the availability of a channel path affects all subchannels having access to that channel path. Whenever the setting of a PAM bit is referred to in conjunction with the availability status of a channel path, for brevity, reference is made in this chapter to a single PAM bit instead of to the respective PAM bits in all of the affected subchannels.

Channel-Path Identifiers (CHPIDs): Words 4 and 5 contain eight one-byte channel-path identifiers corresponding to channel paths 0-7 of the PIM. A CHPID is valid if the corresponding PIM

bit is one. Each valid CHPID contains the identifier of a physical channel path to a control unit by which the associated I/O device may be accessed. A unique CHPID is assigned to each physical channel path in the system.

Different devices that are accessible by the same physical channel path have, in their respective subchannels, the same CHPID value. The CHPID value may, however, appear in each subchannel in different locations in the CHPID fields 0-7.

Subchannels that share an identical set of channel paths have the same corresponding PIM bits set to ones. The channel-path identifiers (CHPIDs) for these channel paths are the same and occupy the same respective locations in each SCHIB.

Reserved: Bits 0-30 of word 6 are reserved and are stored as zeros by STORE SUBCHANNEL. They must be zeros when MODIFY SUB-CHANNEL is executed; otherwise, an operand exception may be recognized.

Concurrent Sense (S): Bit 31 of word 6, when one, indicates that the subchannel is in the concurrent-sense mode. When the subchannel is in concurrent-sense mode, whenever the subchannel becomes status pending with alert status, and the status byte accepted from the device contains the unit-check indication, then the channel subsystem may attempt to retrieve sense information from the associated device and place that sense information in the extended-control word.

If the concurrent-sense facility is not installed, bit 31 of word 6 of the SCHIB operand must be zero when MODIFY SUBCHANNEL is executed; otherwise, an operand exception is recognized.

Subchannel-Status Word

Words 7-9 of the SCHIB contain a copy of the SCSW. The format of the SCSW is described in "Subchannel-Status Word" on page 16-6. SCSW is stored by the execution of either STORE SUBCHANNEL or TEST SUBCHANNEL (see "STORE SUBCHANNEL" on page 14-17 and "TEST SUBCHANNEL" on page 14-19).

Model-Dependent Area

Words 10-12 of the SCHIB contain modeldependent information.

Summary of Modifiable Fields

Figure 15-3 on page 15-8 lists the initial settings for fields in a subchannel whose device-numbervalid bit is one and indicates what modifies the fields.

All of the PMCW fields contain meaningful information when STORE SUBCHANNEL is executed and the designated subchannel is idle. channel fields that the channel subsystem does not modify contain valid information whenever STORE SUBCHANNEL is executed, provided that the device-number-valid bit is one. The validity of the subchannel fields that are modifiable by the channel subsystem depends on the state of the subchannel at the time STORE SUBCHANNEL is executed.

Subchannel Field	Initial Value¹	Program Modifies by Issuing	Modified by Channel Subsystem ²
Interruption parameter	Zeros	MSCH,SSCH	No
I/O-interruption-subclass code	Zeros	MSCH	No
Enabled (E)	Zero	MSCH	No
Limit mode (LM)	Zeros	MSCH	No
Measurement mode (MM)	Zeros	MSCH	Yes³
Multipath mode (D)	Zero	MSCH	No
Timing facility (T)	Installed value4	None	No
Device number valid (V)	Installed value4	None	No
Device number	Installed value4	None	No
Logical-path mask (LPM)	Path-installed-mask value	MSCH,SSCH	No
Path-not-operational mask (PNOM)	Zeros	CSCH,SSCH,RSCH⁵	Yes
Last-path-used mask (LPUM)	Zeros	СЅСН	Yes
Path-installed mask (PIM)	Installed value4	None	No
Measurement-block index (MBI)	Zeros	MSCH	No
Path-operational mask (POM)	0nes	CSCH,MSCH,RSCH⁵	Yes
Path-available mask (PAM)	Installed values ⁴ ⁶	None	Yes ⁶
Channel-path ID 0-7 (CHPID)	Installed value4	None	No
Concurrent sense (S)	Zero	MSCH	No
Subchannel-status word (SCSW)	Zero	ТЅСН	Yes
Model-dependent area	*	None	*

Figure 15-3 (Part 1 of 2). Modification of Subchannel Fields

Explanation:

- Model-dependent.
- These fields are not meaningful if the subchannel is not valid. Initialization of a subchannel is performed when I/O-system reset occurs. (See the section "I/O-System Reset" in Chapter 17, "I/O Support Functions.") One or more of the installed-value parameters that are unmodifiable by the program may be set when the subchannel is idle. In this case, all the program-modifiable fields are set to their initialized values, and the program is notified of such a change by a channel report. (See the section "Channel-Report Word" in Chapter 17, "I/O Support Functions.")
- Subchannel fields that are not normally modifiable by the channel subsystem may be modified as a result of dynamic configuration changes or as a result of external actions. When this occurs, the program is notified of the change by a channel report that is made pending at the time of the change.
- When any of the following error conditions associated with the measurement-block-update mode is detected, the measurement-block-update mode is disabled by the channel subsystem (bit 11 of word 1 of the SCHIB is zero) in the affected subchannel. The device-connect-time-measurementenable bit (bit 12 of word 1 of the SCHIB) is never modified by the channel subsystem.

Measurement program check Measurement protection check Measurement data check Measurement key check

- This information is entered when the channel-subsystem configuration is established.
- The mask is modified by the resume function only when the subchannel is in the suspended state at the time RESUME SUBCHANNEL is executed.
- The channel subsystem may modify the PAM to reflect changes in the system configuration caused by partitioning or unpartitioning channel paths because of reconfiguration or permanent failure of part of the I/O system.

Figure 15-3 (Part 2 of 2). Modification of Subchannel Fields

Programming Notes:

- 1. System performance may be degraded if the LPM is not used to make channel paths for which a path-not-operational condition has been indicated in the PNOM logically not available.
- 2. If, during the performance of a start function, a channel path becomes not physically available because a channel-path failure has been recognized, continued performance of the start function may be precluded. That is, the program may or may not be notified, and the subchannel may remain in the subchanneland-device-active state until cleared by the performance of the clear function.
- 3. If the same MBI is placed in more than one subchannel by the program, the channelsubsystem-monitoring facility updates the same locations with measurement data relating to more than one subchannel. In this case, the values stored in the measurement data are unpredictable. (See "Measurement-Block Update" on page 17-2.)
- 4. Modification of the I/O configuration (reconfiguration) may be accomplished in various ways depending on the model. If the reconfiguration procedure affects the physical availability of a channel path, then any change in availability can be detected by executing STORE SUBCHANNEL for a subchannel that has access to the channel path and by subsequently examining the PAM bits of the SCHIB.
- 5. The definitions of the PNOM, POM, and N bit are such that a path-not-operational condition is reported to the program only the first time the condition is detected by the channel subsystem after the corresponding POM bit is set to one.

For example, if the POM bit for every channel path available for selection is one and the device appears not operational on all corresponding channel paths while the channel subsystem is attempting to initiate a start function at the device, the channel subsystem makes the subchannel status pending, with deferred condition code 3 and with the N bit stored as one. The PNOM in the SCHIB indicates the channel path or channel paths that appeared not operational, for which the corre-

- sponding POM bits have been set to zeros. The next START SUBCHANNEL causes the channel subsystem to again attempt device selection by choosing a channel path from among all of the channel paths that are available for selection. If device selection is not successful and all channel paths available for selection have again been chosen, deferred condition code 3 is set, but the N bit in the SCSW is zero. The POM contains zeros in at least those bit positions that correspond to the channel paths that are available for selection. "Channel-Path Availability" (See page 15-12 for a description of the term "available for selection.") When the N bit in the SCSW is zero, the PNOM is also zero.
- 6. If the program is to detect path-not-operational conditions, the PNOM should be inspected following the execution of TEST SUBCHANNEL (which results in the setting of condition code zero and the valid storing of the N bit as one) and preceding the performance of another start, resume, halt, or clear function at the subchannel.

Channel-Path Allegiance

The channel subsystem establishes allegiance conditions between subchannels and channel The kind of allegiance established at a subchannel for a channel path or set of channel paths depends upon the state of the subchannel, the device, and the information, if any, transferred between the channel subsystem and device. The way in which path management is handled during the performance of a clear, halt, resume, or start function is determined by the kind of allegiance, if any, currently recognized between a subchannel and a channel path.

Performing the clear function at a subchannel clears any currently existing allegiance condition in the subchannel for all channel paths.

Performing the reset-channel-path function clears all currently existing allegiances for that channel path in all subchannels.

When a channel path becomes not physically available, all internal indications of prior allegiance conditions are cleared in all subchannels having access to the designated channel path.

Working Allegiance

A subchannel has a working allegiance for a channel path when the subchannel becomes device active on that channel path. Once a working allegiance is established, the channel subsystem maintains the working allegiance at the subchannel for the channel path until either the subchannel is no longer device active or a dedicated allegiance is recognized, whichever occurs earlier. Unless a dedicated allegiance is recognized, a working allegiance for a channel path is extended to the set of channel paths that are available for selection if the device is specified to be operating in the multipath mode (that is, the multipath-mode bit is stored as one in the SCHIB). Otherwise, the working allegiance remains only for that channel path over which the start function was initiated.

Once a working allegiance is established for a channel path or set of channel paths, the working allegiance is not changed until the subchannel is no longer device active or until a dedicated allegiance is established. If the subchannel is operating in the single-path mode, a working allegiance is maintained only for a single path.

While a working allegiance exists at a subchannel, an active allegiance can occur only for a channel path for which the working allegiance is being maintained, unless the device is specified as operating in the multipath mode. When the device is specified as operating in the multipath mode, an active allegiance may also occur for a channel path that is not available for selection if the presentation of status by the device on that channel path causes an alert interruption condition to be recognized.

A working allegiance is cleared in any subchannel having access to a channel path if the channel path becomes not physically available.

Active Allegiance

A subchannel has an active allegiance established for a channel path no later than when active communication has been initiated on that channel path with an I/O device. The subchannel can have an active allegiance to only one channel path at a time. While the subchannel has an active allegiance for a channel path, the channel subsystem

does not actively communicate with that device on any other channel path. When the channel subsystem accepts a no-longer-busy indication from the device that does not cause an interruption condition, this status does not constitute the initiation of active communication. An active allegiance at a subchannel for a channel path is terminated when the channel subsystem is no longer actively communicating with the I/O device on that channel path.

A working allegiance can become an active allegiance.

Dedicated Allegiance

If a channel path is physically available (that is, if the corresponding PAM bit is one), a dedicated allegiance may be recognized for that channel path. If a channel path is not physically available, a dedicated allegiance cannot be recognized for the corresponding channel path. The channel subsystem establishes a dedicated allegiance at the subchannel for a channel path when (1) the subchannel becomes status pending with alert status, and device status containing the unit-check indication is present but (2) concurrent-sense information is not present at the subchannel. A dedicated allegiance is maintained until the subchannel is no longer start pending (unless it becomes suspended) or resume pending following performance of the next start function, clear function, or channel-path-reset function or the next resume function if applicable. If the subchannel becomes suspended, the dedicated allegiance remains until the resume function is initiated and the subchannel is no longer resume pending. Unless a clear or channel-path-reset function is performed, the subchannel establishes a working allegiance when the dedicated allegiance ends. This occurs when the subchannel becomes device active. While a dedicated allegiance exists at a subchannel for a channel path, only that channel path is available for selection until the dedicatedallegiance condition is cleared.

A dedicated allegiance can become an active allegiance. While a dedicated allegiance exists, an active allegiance can only occur for the same channel path.

A currently existing dedicated allegiance is cleared at any subchannel having access to a channel path when the channel path becomes not physically available or whenever the device appears not operational on the channel path for which the dedicated allegiance exists.

Channel-Path Availability

When a channel path is not physically available, the channel subsystem does not use the channel path to perform any of the basic I/O functions except, in some cases, the channel-path-reset function and does not respond to any control-unitinitiated requests on that same channel path. If a channel path is not physically available, the condition is indicated by the corresponding pathavailable-mask PAM bit being zero when STORE SUBCHANNEL is executed (see "Path-Available Mask (PAM)" on page 15-7). Furthermore, if the channel path is not physically available for the designated **STORE** SUBsubchannel by CHANNEL, then it is not physically available for any subchannel that has a device which is accessible by that channel path.

Unless a dedicated allegiance exists at a subchannel for the channel path, a channel path becomes available for selection if it is logically available and physically available, as indicated by the bits in the LPM and PAM corresponding to the channel path being stored as ones when STORE SUBCHANNEL is executed. If a dedicated allegiance exists at a subchannel for the channel path, only that channel path is available for selection, and the setting of the corresponding LPM bit is ignored. If the channel path is currently being used and a dedicated allegiance exists at the subchannel for the channel path, selection of the device is delayed until the channel path is no longer being used.

The availability status of the eight logical paths to the associated device described in Figure 15-4 is determined by the hierarchical arrangement of the corresponding bit values contained in the PIM, PAM, and LPM and by existing conditions, if any, recognized by the channel subsystem.

Value of Bit 'n'			Channel- Path	
PIM	PAM	LPM	Condition ¹	Channel-Path State
0	02	-	X	Not installed
1	0	-	Х	Not physically available
1	1	03	Х	Not logically available
1	1	13	Active	Available for selection⁴
1	1	1	Inactive	Available for selection

Explanation:

- Bit value is not meaningful.
- ¹ If the channel path is recognized as being used in active communication with a device, the channel-path condition is described as active. Otherwise, its condition is described as inactive.
- ² A PAM bit cannot have the value one when the corresponding PIM bit has the value zero.
- ³ If a dedicated allegiance exists to the channel path at the subchannel, the state of the bit is ignored, and the channel path is considered to be available for selection.
- 4 The channel path may appear to be active when a channel-path-terminal condition has been recognized.
- X Condition is not meaningful.

Figure 15-4. Path Condition and Path-Availability Status for PIM, PAM, and LPM Values

Control-Unit Type

In "Clear Function" on page 15-13, "Halt Function" on page 15-14, and "Start Function and Resume Function" on page 15-17, reference is made to type-1, type-2, and type-3 control units. For a description of these control-unit types, see the System Library publication IBM System/360 and System/370 I/O Interface Channel to Control Unit OEMI, GA22-6974. For the purposes of this definition, all control units attaching to a serial-I/O interface are considered type-2 control units.

Clear Function

Subsequent to the execution of CLEAR SUB-CHANNEL, the channel subsystem performs the clear function. Performance of the clear function consists in (1) performing a path-management operation, (2) modifying fields at the subchannel, (3) issuing the clear signal to the associated device, and (4) causing the subchannel to be made status pending, indicating the completion of the clear function.

Clear-Function Path Management

A path-management operation is performed as part of the clear function in order to examine channel-path conditions for the associated subchannel and to attempt to choose an available channel path on which the clear signal can be issued to the associated device.

Channel-path conditions are examined in the following order:

- 1. If the channel subsystem is actively communicating or attempting to establish active communication with the device to be signaled, the channel path that is in use is chosen.
- 2. If the channel subsystem is in the process of accepting a no-longer-busy indication (which will not cause an interruption condition to be recognized) from the device to be signaled, and the associated subchannel has no allegiance to any channel path, the channel path that is in use is chosen.
- 3. If the associated subchannel has a dedicated allegiance for a channel path, that channel path is chosen.
- 4. If the associated subchannel has a working allegiance for one or more channel paths, one of those channel paths is chosen.
- 5. If the associated subchannel has no allegiance for any channel path, if a last-used channel path is indicated, and if that channel path is available for selection, that channel path is chosen. If that channel path is not available for selection, either no channel path is chosen or a channel path is chosen from the set of channel paths, if any, that are available for selection (as though no last-used channel path were indicated).

6. If the associated subchannel has no allegiance for any channel path, if no last-used channel path is indicated, and if there exist one or more channel paths that are available for selection, one of those channel paths is chosen.

If none of the channel-path conditions listed above apply, no channel path is chosen.

For item 4, for item 5 under the specified conditions, and for item 6, the channel subsystem chooses a channel path from a set of channel paths. In these cases, the channel subsystem may attempt to choose a channel path, provided that the following conditions do not apply:

- 1. A channel-path-terminal condition exists for the channel path.
- 2. Another subchannel has an active allegiance for the channel path.
- 3. The device to be signaled is attached to a type-1 control unit, and the subchannel for another device attached to the same control unit has an allegiance to the same channel path, unless the allegiance is a working allegiance and primary status has been accepted by that subchannel.
- 4. The device to be signaled is attached to a type-3 control unit, and the subchannel for another device attached to the same control unit has a dedicated allegiance to the same channel path.

Clear-Function Subchannel Modification

Path-management-control indications at the subchannel are modified during performance of the clear function. Effectively, this modification occurs after the attempt to choose a channel path, but prior to the attempt to select the device to issue the clear signal. The path-management-control indications that are modified are as follows:

- 1. The state of all eight possible channel paths at the subchannel is set to operational for the subchannel.
- 2. The last-path-used indication is reset to indicate no last-used channel path.
- 3. Path-not-operational conditions, if any, are reset.

Clear-Function Signaling and Completion

Subsequent to the attempt to choose a channel the modification path and of the management-control fields, the channel subsystem, if conditions allow, attempts to select the device to issue the clear signal. (See "Clear Signal" on page 17-9.) Conditions associated with the subchannel and the chosen channel path, if any, affect (1) whether an attempt is made to issue the clear signal, and (2) whether the attempt to issue the clear signal is successful. pendent of these conditions, the subchannel is subsequently set status pending, and the performance of the clear function is complete. These conditions and their effect on the clear function are described as follows:

No Attempt Is Made to Issue the Clear Signal:

The channel subsystem does not attempt to issue the clear signal to the device if any of the following conditions exist:

- 1. No channel path was chosen. (See "Clear-Function Path Management" on page 15-13.)
- 2. The chosen channel path is no longer available for selection.
- 3. A channel-path-terminal condition exists for the chosen channel path.
- 4. The chosen channel path is currently being used to actively communicate with a different device.
- 5. The device to be signaled is attached to a type-1 control unit, and the subchannel for another device attached to the same control unit has an allegiance to the same channel path, unless the allegiance is a working allegiance and primary status has been accepted by that subchannel.
- 6. The device to be signaled is attached to a type-3 control unit, and the subchannel for another device attached to the same control unit has a dedicated allegiance to the same channel path.

If any of the conditions above exist, the subchannel remains clear pending and is set status pending, and the performance of the clear function is complete.

The Attempt to Issue the Clear Signal Is Not Successful: When the channel subsystem attempts to issue the clear signal to the device. the attempt may not be successful because of the following conditions:

- 1. The control unit or device signals a busy condition when the channel subsystem attempts to select the device to issue the clear signal.
- 2. A path-not-operational condition is recognized when the channel subsystem attempts to select the device to issue the clear signal.
- 3. An error condition is encountered when the channel subsystem attempts to issue the clear signal.

If any of the conditions above exists and the channel subsystem either determines that the attempt to issue the clear signal was not successful or cannot determine whether the attempt was successful, the subchannel remains clear pending and is set status pending, and the performance of the clear function is complete.

The Attempt to Issue the Clear Signal Is Successful: When the channel subsystem determines that the attempt to issue the clear signal was successful, the subchannel is no longer clear pending and is set status pending, and the performance of the clear function is complete. When the subchannel becomes status pending, the I/O operation, if any, with the associated device has been terminated.

Programming Note: Subsequent to the performance of the clear function, any nonzero status, except control unit end alone, that is presented to the channel subsystem by the device is passed to the program as unsolicited alert status. Unsolicited status consisting of control unit end alone or zero status is not presented to the program.

Halt Function

Subsequent to the execution of HALT SUB-CHANNEL, the channel subsystem performs the halt function. Performance of the halt function consists of (1) performing a path-management operation, (2) issuing the halt signal to the associated device, and (3) causing the subchannel to be made status pending, indicating the completion of the halt function.

Halt-Function Path Management

A path-management operation is performed as part of the halt function to examine channel-path conditions for the associated subchannel and to attempt to choose a channel path on which the halt signal can be issued to the associated device.

Channel-path conditions are examined in the following order:

- If the channel subsystem is actively communicating or attempting to establish active communication with the device to be signaled, the channel path that is in use is chosen.
- 2. If the channel subsystem is in the process of accepting a no-longer-busy indication (which will not cause an interruption condition to be recognized) from the device to be signaled, and the associated subchannel has no allegiance to any channel path, the channel path that is in use is chosen.
- 3. If the associated subchannel has a dedicated allegiance for a channel path, that channel path is chosen.
- 4. If the associated subchannel has a working allegiance for one or more channel paths, one of those channel paths is chosen.
- 5. If the associated subchannel has no allegiance for any channel path, if a last-used channel path is indicated, and if that channel path is available for selection, that channel path is chosen. If that channel path is not available for selection, either no channel path is chosen or a channel path is chosen from the set of channel paths, if any, that are available for selection (as though no last-used channel path were indicated).
- If the associated subchannel has no allegiance for any channel path, if no last-used channel path is indicated, and if there exist one or more channel paths that are available for selection, one of those channel paths is chosen.

If none of the channel-path conditions listed above apply, no channel path is chosen.

For item 4, for item 5 under the specified conditions, and for item 6, the channel subsystem chooses a channel path from a set of channel paths. In these cases, the channel subsystem

may attempt to choose a channel path for which the following conditions *do not* apply:

- 1. A channel-path-terminal condition exists for the channel path.
- 2. Another subchannel has an active allegiance for the channel path.
- 3. The device to be signaled is attached to a type-1 control unit, and the subchannel for another device attached to the same control unit has an allegiance to the same channel path, unless the allegiance is a working allegiance and primary status has been accepted by that subchannel.
- 4. The device to be signaled is attached to a type-3 control unit, and the subchannel for another device attached to the same control unit has a dedicated allegiance to the same channel path.

Halt-Function Signaling and Completion

Subsequent to the attempt to choose a channel path, the channel subsystem, if conditions allow, attempts to select the device to issue the halt signal. (See "Halt Signal" on page 17-9.) Conditions associated with the subchannel and the chosen channel path, if any, affect (1) whether an attempt is made to issue the halt signal, (2) whether the attempt to issue the halt signal is successful, and (3) whether the subchannel is made status pending to complete the halt function. These conditions and their effect on the halt function are described as follows:

No Attempt Is Made to Issue the Halt Signal:

The channel subsystem does not attempt to issue the halt signal to the device if any of the following conditions exist:

- 1. No channel path was chosen. (See "Halt-Function Path Management.")
- 2. The chosen channel path is no longer available for selection.
- 3. A channel-path-terminal condition exists for the chosen channel path.
- 4. The associated subchannel is status pending with other than intermediate status alone.
- 5. The device to be signaled is attached to a type-1 control unit, and the subchannel for

another device attached to the same control unit has an allegiance to the same channel path, unless the allegiance is a working allegiance and primary status has been accepted by that subchannel.

6. The device to be signaled is attached to a type-3 control unit, and the subchannel for another device attached to the same control unit has a dedicated allegiance to the same channel path.

If the conditions described in items 3 on page 15-15, 5 on page 15-15, or 6 exist, the associated subchannel remains halt pending until those conditions no longer exist. When the conditions no longer exist (for the channel-path-terminal condition, when the condition no longer exists as a result of executing RESET CHANNEL PATH), the channel subsystem attempts to issue the halt signal to the device.

If any of the remaining conditions above exist, the subchannel remains halt pending and is set status pending, and the halt function is complete.

The Attempt to Issue the Halt Signal Is Not Successful: When the channel subsystem attempts to issue the halt signal to the device, the attempt may not be successful because of the following conditions:

- 1. The control unit or device signals a busy condition when the channel subsystem attempts to select the device to issue the halt signal.
- 2. A path-not-operational condition is recognized when the channel subsystem attempts to select the device to issue the halt signal.
- 3. An error condition is encountered when the channel subsystem attempts to issue the halt signal.

If the control unit or device signals a busy condition (item 1), the subchannel remains halt pending until the internal indication of busy is reset. When this event occurs, the channel subsystem again attempts to issue the halt signal to the device.

If any of the remaining conditions above exists and the channel subsystem either determines that the attempt to issue the halt signal was not successful or cannot determine whether the attempt was successful, then the subchannel remains halt pending and is set status pending, and the halt function is complete.

The Attempt to Issue the Halt Signal Is Successful: When the channel subsystem determines that the attempt to issue the halt signal was successful and ending status, if appropriate, has been received at the subchannel, the subchannel is no longer halt pending and is set status pending, and the halt function is complete. When the subchannel becomes status pending, the I/O operation, if any, with the associated device has been terminated. The conditions that affect the receipt of ending status at the subchannel, and the effect of the halt signal at the device are described in the following discussion.

When the subchannel is subchannel-and-device active or only device active during the performance of the halt function, the state continues until the subchannel is made status pending because (1) the device has provided ending status or (2) the channel subsystem has determined that ending status is unavailable. When the subchannel is idle, start pending, start pending and resume pending, suspended, or suspended and resume pending, or when the halt signal is issued during command chaining after the receipt of device end but before the next command is transferred to the device, no operation is in progress at the device, and therefore no status is generated by the device as a result of receiving the halt When the subchannel is neither subchannel active, nor status pending with intermediate status, and no errors are detected during the attempt to issue the halt signal to the device, an interruption condition indicating status pending alone is generated after the halt signal is issued.

The effect of the halt signal at the device depends partially on the type of device and its state. The effect of the halt signal on a device that is not active or that is performing a mechanical operation in which data is not transferred across the channel path, such as rewinding tape or positioning a diskaccess mechanism, depends upon the control-unit or device model. If the device is performing a type of operation that is unpredictable in duration or in which data is transferred across the channel path, the control unit interprets the signal as one to terminate the operation. Pending status conditions at the device are not reset. When the control unit recognizes the halt signal, it immediately ceases all communication with the channel subsystem until it has reached the normal ending point. The control unit then requests selection by the channel subsystem to present any generated status.

If the subchannel is involved in the data-transfer portion of an I/O operation, data transfer is terminated during the performance of the halt function, and the device is logically disconnected from the channel path. If the halt function is addressed to a subchannel performing a chain of I/O operations and the device has already provided channel end for the current I/O operation, the channel subsystem causes the device to be disconnected and command chaining or command retry to be suppressed. If the subchannel is performing a chain of I/O operations with the device and the halt signal is issued during command chaining at a point after the receipt of device end for the previous I/O operation but before the next command is transferred to the device, the subchannel is made status pending with primary and secondary status immediately after the halt signal is issued. The device-status field of the SCSW contains zeros in this case. If the halt function is addressed to a subchannel that is start pending and the halt-pending condition is recognized before initiation of the start function, initiation of the start function is not attempted, and the subchannel becomes status pending after the device has been signaled.

When the subchannel is not performing an I/O operation with the associated device, the device is selected, and an attempt is made to issue the halt signal as the device responds. If the subchannel is in the device-active state, the subchannel does not become status pending until it receives the device-end status from the halted device. If the subchannel is neither subchannel-and-device active nor device active, the subchannel becomes status pending immediately after selecting the device and issuing the halt signal. The SCSW for the latter case has the status-pending bit set to "Status-Pending (Bit one (see 31)" page 16-18).

The termination of an I/O operation by performing the halt function may result in two distinct interruption conditions.

The first interruption condition occurs when the device generates the channel-end condition. The channel subsystem handles this condition as it would any other interruption condition from the device, except that the command address in the

associated SCSW designates the point at which the I/O operation is terminated, and the subchannel-status bits may reflect unusual conditions that were detected. If the halt signal was issued before all data designated for the operation had been transferred, incorrect length is indicated, subject to the control of the SLI flag in the current CCW. The value in the count field of the associated SCSW is unpredictable.

The second interruption condition occurs if device-end status was not presented with the channel-end interruption condition. In this situation, the subchannel-key, command-address, and count fields of the associated SCSW are not meaningful.

When HALT SUBCHANNEL terminates an I/O operation, the method of termination differs from that used upon exhaustion of count or upon detection of programming errors to the extent that termination by HALT SUBCHANNEL is not contingent on the receipt of a service request from the associated device.

Programming Notes:

- 1. When, after an operation is terminated by HALT SUBCHANNEL, the subchannel is status pending with primary, primary and secondary, or secondary status, the extent of data transferred as described by the count field is unpredictable.
- 2. When the path that is chosen by the pathmanagement operation has a channel-pathterminal condition associated with it, the halt function remains pending until the condition no longer exists. Until the condition is cleared, the associated subchannel cannot be used to perform I/O operations, even if other channel paths become available for selection. CLEAR SUBCHANNEL can be executed to terminate the halt-pending condition and make the subchannel usable.

Start Function and Resume **Function**

Subsequent to the execution of START SUB-CHANNEL and RESUME SUBCHANNEL, the channel subsystem performs the start and resume functions, respectively, to initiate an I/O operation with the associated device. Performance of a start or resume function consists of: (1) performing a path-management operation, (2) performing an I/O operation or chain of I/O operations with the associated device, and (3) causing the subchannel to be made status pending, indicating the completion of the start function. (Completion of a start function is described in Chapter 16, "I/O Interruptions" on page 16-1.) The start function initiates the execution of a channel program that is designated in the ORB, which in turn is designated as the operand of START SUBCHANNEL, in contrast to the resume function that initiates the execution of a suspended channel program, if any, beginning at the CCW that caused suspension; otherwise, the resume function is performed as if it were a start function (see "Resume-Pending (Bit 20)" on page 16-13).

Start-Function and **Resume-Function Path** Management

A path-management operation is performed by the channel subsystem during the performance of either a start or a resume function to choose an available channel path that can be used for device selection to initiate an I/O operation with that device. The actions taken are as follows:

- 1. If the subchannel is currently start pending and device active, the start function remains pending at the subchannel until the secondary status for the previous start function has been accepted from the associated device and the subchannel is made start pending alone. When the status is accepted and does not describe an alert interruption condition, the subchannel is not made status pending, and the performance of the pending start function is subsequently initiated. If the status describes an alert interruption condition, the subchannel becomes status pending with secondary and alert status, the pending start function is not initiated, deferred condition code 1 is set, and the start-pending bit remains one. If the subchannel is currently start pending alone, the performance of the start function is initiated as described below.
- 2. If a dedicated allegiance exists at the subchannel for a channel path, the channel subsystem chooses that path for device selection. If a busy condition is encountered while attempting to select the device and a dedi-

- cated allegiance exists at the subchannel, the start function remains pending until the internal indication of busy is reset for that channel path. When the internal indication of busy is reset, the performance of the pending start function is initiated on that channel path.
- 3. If no channel path is available for selection and no dedicated allegiance exists in the subchannel for a channel path, a channel path is not chosen.
- 4. If all channel paths that are available for selection have been tried and one or more of them are being used to actively communicate with other devices, or, alternatively, if the channel subsystem has encountered either a control-unit-busy or a device-busy condition on one or more of those channel paths, or a combination of those conditions on one or more of those channel paths, the start function remains pending at the subchannel until a channel path, control unit, or device, as appropriate, becomes available.
- 5. If (1) the start function is to be initiated on a channel path with a device attached to a type-1 control unit and (2) no other device is attached to the same control unit whose subchannel has either a dedicated allegiance to the same channel path or a working allegiance to the same channel path where primary status has not been received for that subchannel, then that channel path is chosen if it is available for selection; otherwise, that channel path is not chosen. If, however, another channel path to the device is available for selection and no allegiances exist as described above, that channel path is chosen. If no other channel path is available for selection, the start or resume function, as appropriate, remains pending until a channel path becomes available.
- 6. If the device is attached to a type-3 control unit, and if at least one other device is attached to the same control unit whose subchannel has a dedicated allegiance to the same channel path, another channel path that is available for selection may be chosen, or the start function remains pending until the dedicated allegiance for the other device is cleared.
- 7. If a channel path has been chosen and a busy indication is received during device selection

- to initiate the execution of the first command of a pending channel program, the channel path over which the busy indication is received is not used again for that device or control unit (depending on the device-busy or control-unit-busy indication received) until the internal indication of busy is reset.
- 8. If, during an attempt to select the device in order to initiate the execution of the first command specified for the start or implied for the resume function (as described in action 7 on page 15-18), the channel subsystem receives a busy indication, it performs one of the following actions:
 - a. If the device is specified to be operating in the multipath mode and the busy indication received is device busy, then the start or resume function remains pending until the internal indication of busy is reset. (See "Multipath Mode (D)" on page 15-3.)
 - b. If the device is specified to be operating in the multipath mode and the busy indication received is control unit busy, or if the device is specified to be operating in the single-path mode, the channel subsystem attempts selection of the device by choosing an alternate channel path that is available for selection and continues the path-management operation until either the start or the resume function is initiated or selection of the device has been attempted on all channel paths that are available for selection. If the start or resume function has not been initiated by the channel subsystem after all channel paths available for selection have been chosen, the start or resume function remains pending until the internal indication of busy is reset.
 - c. If the subchannel has a dedicated allegiance, then action 2 on page 15-18 applies.
- 9. When, during the selection attempt to transfer the first command, the device appears not operational and the corresponding channel path is operational for the subchannel, a pathnot-operational condition is recognized, and the state of the channel path changes at the subchannel from operational for the subchannel to not operational for the subchannel

- (see "Path-Not-Operational Mask (PNOM)" on page 15-4). The path-not-operational conditions at the subchannel, if any, are preserved until the subchannel next becomes clear pending, start pending, or resume pending (if the subchannel was suspended), at which time the path-not-operational conditions are If, however, the corresponding cleared. channel path is not operational for the subchannel, a path-not-operational condition is not recognized. When the device appears not operational during the selection attempt to transfer the first command on a channel path that is available for selection, one of the following actions occurs:
- a. If a dedicated allegiance exists for that channel path, then it is the only channel path that is available for selection; therefore, further attempts to initiate the start or resume function are abandoned, and an interruption condition is recognized.
- b. If no dedicated allegiance exists and there are alternate channel paths available for selection that have not been tried, one of those channel paths is chosen to attempt device selection and transfer the first command.
- c. If no dedicated allegiance exists, no alternate channel paths are available for selection that have not been tried, and the device has appeared operational on at least one of the channel paths that were tried, the start or resume function remains pending at the subchannel until a channel path, a control unit, or the device, as appropriate, becomes available.
- d. If no dedicated allegiance exists, no alternate channel paths are available for selection that have not been tried, and the device has appeared not operational on all channel paths that were tried, further attempts to initiate the start or resume function are abandoned, and an interruption condition is recognized.
- 10. When the subchannel is active and an I/O operation is to be initiated with a device, all device selections occur according to the LPUM indication if the multipath mode is not specified at the subchannel. For example, if command chaining is specified, the channel subsystem transfers the first and all subse-

quent commands describing a chain of I/O operations over the same channel path.

Performance of I/O Operations

After a channel path is chosen, the channel subsystem, if conditions allow, initiates the performance of an I/O operation with the associated device. Performance of additional I/O operations may follow the initiation and performance of the first I/O operation. The channel subsystem can execute seven commands: write, read, read backward, control, sense, sense ID, and transfer in channel. Each command, except transfer in channel, initiates a corresponding I/O operation. Except for periods when channel-program execution is suspended at the subchannel (see "Suspension of Channel-Program Execution" on page 15-37), the subchannel is active from the acceptance of the first command until the primary interruption condition is recognized at the subchannel. If the primary interruption condition is recognized before the acceptance of the first command, the subchannel does not become active. Normally, the primary interruption condition is caused by the channel-end signal or, in the case of command chaining, the channel-end signal for the last CCW of the chain. "Primary Interruption Condition" on page 16-4.) The device is active until the secondary interruption condition is recognized at the subchannel. Normally, the secondary interruption condition is caused by the device-end signal or, in the case of command chaining, the device-end signal for the last CCW of the chain. (See "Secondary Interruption Condition" on page 16-4.)

Programming Notes:

In the single-path mode, all transfers of commands, data, and status for the I/O operation or chain of I/O operations occur on the channel path over which the first command was transferred to the device.

When the device has the dynamic-reconnection feature installed, an I/O operation or chain of I/O operations may be performed in the multipath To operate in the multipath mode, MODIFY SUBCHANNEL must have been previously executed for the subchannel with bit 13 of word 1 of the SCHIB specified as one. (See "Multipath Mode (D)" on page 15-3.) In addition, the device must be set up for the multipath mode by the execution of certain model-dependent commands appropriate to that type of device. The general procedures for handling multipath-mode operations are as follows:

1. Setup

- a. A set-multipath-mode type of command must be successfully executed by the device on each channel path that is to be a member of the multipath group being set up; otherwise, the multipath mode of operation may give unpredictable results at the subchannel. If, for any reason, one or more physically available channel paths to the device are not included in the multipath group, these channel paths must not be available for selection while the subchannel is operating in the multipath mode. A channel path can be made not available for selection by having the corresponding LPM bit set to zero either in the SCHIB prior to the execution of MODIFY SUBCHANNEL or in the ORB prior to the execution of START SUBCHANNEL.
- b. When a set-multipath-mode type of command is transferred to a device, only a single channel path must be logically available in order to avoid alternate channel-path selection for the performance of that start function; otherwise, device-busy conditions may be detected by the channel subsystem on more than one channel path, which may cause unpredictable results for subsequent multipath-mode operations. This type of setup procedure should be used whenever the membership of a multipath group is changed.

2. Leaving the Multipath Mode

To leave the multipath mode and continue processing in the single-path mode, either of the following two procedures may be used:

disband-multipath-mode type of command may be executed for any channel path of the multipath group. This command must be followed by either (1) the execution of MODIFY SUB-CHANNEL with bit 13 of word 1 of the SCHIB specified as zero, or (2) the specification of only a single channel path as logically available in the LPM. A start function must not be performed at a subchannel operating in the multipath mode with multiple channel paths available for selection while the device is operating in single-path mode; otherwise, unpredictable results may occur at the subchannel for that function or subsequent start functions.

b. A resign-multipath-mode type of command is executed on each channel path of the multipath group (the reverse of the setup described in item 1 on page 15-20). This command must be followed by either (1) the execution of MODIFY CHANNEL with bit 13 of word 1 of the SCHIB specified as zero, or (2) the specification of only a single channel path as logically available in the LPM. No start function may be performed at a subchannel operating in the multipath mode with multiple channel paths available for selection while the device is operating in single-path mode; otherwise, unpredictable results may occur at the subchannel for that or subsequent start functions.

Blocking of Data

Data recorded by an I/O device is divided into blocks. The length of a block depends on the device; for example, a block can be a card, a line of printing, or the information recorded between two consecutive gaps on magnetic tape.


The maximum amount of information that can be transferred in one I/O operation is one block. An I/O operation is terminated when the associated main-storage area is exhausted or the end of the block is reached, whichever occurs first. For some operations, such as writing on a magnetic-tape unit or at an inquiry station, blocks are not defined, and the amount of information transferred is controlled only by the program.

Operation-Request Block

The operation-request block (ORB) is the operand of START SUBCHANNEL. The ORB specifies the parameters to be used in controlling that particular start function. These parameters include the interruption parameter, the subchannel key, the address of the first CCW, operation-control bits, numbers controlling priority, and a specification of the logical availability of channel paths.

The contents of the ORB are placed at the designated subchannel during the execution of START SUBCHANNEL, prior to the setting of condition code 0. If the execution will result in a nonzero condition code, the contents of the ORB are not placed at the designated subchannel.

The two rightmost bits of the ORB address must be zeros, placing the ORB on a word boundary; otherwise, a specification exception is recognized. The format of the ORB is as follows:



The fields in the ORB are defined as follows:

Interruption Parameter: Bits 0-31 of word 0 are preserved unmodified in the subchannel until replaced by a subsequent START SUBCHANNEL or MODIFY SUBCHANNEL instruction. These bits are placed in word 1 of the interruption code when an I/O interruption occurs and when an interruption request is cleared by the execution of TEST PENDING INTERRUPTION.

Subchannel Key: Bits 0-3 of word 1 form the subchannel key for all fetching of CCWs, IDAWs, and output data and for the storing of input data associated with the start function initiated by START SUBCHANNEL. This key is matched with a storage key during these storage references. For details, see the section "Key-Controlled Protection" on page 3-9.

Suspend Control (S): Bit 4 of word 1 controls the performance of the suspend function for the channel program designated in the ORB. The setting of the S bit applies to all CCWs of the channel program designated by the ORB (see "Commands and Flags" on page 15-39). When bit 4 is one, suspend control is specified, and channel-program suspension occurs when a suspend flag set to one is detected in a CCW.

When bit 4 is zero, suspend control is not speci-I fied, and the presence of a suspend flag set to I one in any CCW of the channel program causes a program-check condition to be recognized.

Streaming-Mode Control (C): Bit 5 of word 1 controls streaming-mode enablement for subchannels configured to FICON-converted-I/O-interface channel paths during performance of the specified start function. When bit 5 is zero, the streaming mode is enabled at the subchannel. When bit 5 is one, the streaming mode is disabled at the subchannel. Bit 5 is meaningful only for subchannels to FICON-converted-I/O-interface configured channel paths and is ignored for subchannels configured to other channel-path types.

When the streaming mode is enabled, the channel path considers the first command of the designated channel program to be in progress at the associated device when the channel path receives the indication that the command has been accepted at the device. In addition, the channel path's acceptance of status, under certain conditions, is recognized by the channel path without receiving acknowledgement of status acceptance from the device.

When the streaming mode is not enabled, the channel path does not consider the first command of the designated channel program to be in progress at the associated device until the appropriate channel-path response, indicating that the device-command response or status has been accepted at the channel path, is sent to the device. In addition, when the device sends status to the channel path, the channel path's acceptance of that status is not recognized at the I channel path until the channel path's confirmation of acceptance is received and acknowledged by the device.

Modification Control (M): Bit 6 of word 1 specifies whether modification control is required for the channel program. When bit 6 is zero, modification control is specified. When bit 6 is one, modification control is not specified.

When modification control is specified, the channel subsystem forces command synchronization with the addressed I/O device each time a command is executed and the previously executed command has the PCI and chain-command flags set to one and the chain-data and suspend flags set to zero. When this condition is recognized, the channel subsystem signals a synchronization request to the I/O device for the current command. subsystem temporarily channel suspends command chaining and does not fetch (or refetch) the next command-chained CCW until after normal ending status is received for the synchronizing command.

When modification control is not specified, then command synchronization is not required, and the channel subsystem may transfer commands to the I/O device without waiting for status.

The M bit is meaningful only for subchannels con-FICON-I/O-interface or FICONfigured to converted-I/O-interface channel paths and is ignored for other subchannels configured to other channel-path types.

Programming Notes:

FICON-converted-I/O-interface channel paths, modification control provides the capability to optimize dynamically modified channel programs that use the PCI flag in the CCW to initiate channel-program modification. Specifically, it allows the program to delay the channel-subsystem fetching and transferring of commands until after status is received for the command following the command with the PCI bit set. This increases the likelihood that a program-controlled interruption will be accepted by a CPU and acted upon by the program that dynamically modifies one or more command-chained CCWs that follow the synchronizing command.

In order to increase the probability that any dynamically modified CCWs are fetched after their modification and not prior to their modification, the modifying program should be executed as soon as possible following the CPU's acceptance of the program-controlled interruption. Additionally, the program should minimize the periods during which the configured CPUs are disabled for I/O interruptions.

channel paths other FICON-I/O-interface or FICON-converted-I/Ointerface channel paths, command synchronization is implicit in the signalling protocol between the channel subsystem and the I/O device; therefore no explicit programming action is required to force command synchronization. Regardless, the program should still attempt to accept and process program-controlled interruptions for these channel-path types in as timely a manner as possible for the same reason as stated above.

1. In order to allow the channel subsystem to optimize the execution of channel programs for FICON-I/O-interface or FICON-converted-I/O-interface channel paths, use of the modification-control facility is discouraged except for channel programs that require dynamic modification.

Synchronization Control (Y): Bit 7 of word 1 specifies whether synchronization control is required for the channel program. When bit 7 is zero and the prefetch-control bit, bit 9 of word 1, is one, synchronization control is specified. When bit 7 is one and bit 9 is one, synchronization control is not specified.

When synchronization control is specified, the channel subsystem forces command synchronization with the addressed I/O device whenever the current command in execution describes an input operation and the next CCW to be fetched describes an output operation. When this condition is recognized, the channel subsystem signals a synchronization request to the I/O device when the input command is transferred. The transfer of the output command is held pending at the subchannel until normal ending status, signaling the completion of the performance of the input operation by the I/O device, is received. Upon receipt of the ending status, the channel subsystem fetches (or refetches) the data associated with the output command and transfers it to the I/O device.

When synchronization control is not specified, the channel subsystem may transfer commands of the channel program without awaiting status that would signal the completion of the I/O operation for each command.

The Y bit is meaningful only when the subchannel is configured to FICON-I/O-interface or FICON-converted-I/O-interface channel paths and the prefetch-control bit, bit 9 of word 1, is one. The Y bit is ignored for subchannels configured to other channel-path types and when the prefetch-control bit is zero.

Format Control (F): Bit 8 of word 1 specifies the format of the channel-command words (CCWs) that make up the channel program designated by the channel-program-address field. When bit 8 of word 1 is zero, format-0 CCWs are specified. When bit 8 is one, format-1 CCWs are specified. (See "Channel-Command Word" on page 15-26 for the definition of the CCW formats.)

Prefetch Control (P): Bit 9 of word 1 specifies whether or not unlimited prefetching of CCWs is allowed for the channel program. When bit 9 is one, unlimited prefetching of CCWs is allowed. (Unlimited prefetching of data and IDAWs associated with the current and prefetched CCWs is always allowed.) It is model dependent whether prefetching is actually performed.

When bit 9 of word 0 is zero, no prefetching is allowed, except in the case of data chaining on output, where the prefetching of one CCW describing a data area is allowed. When bit 9 of word 0 is zero, the synchronization-control bit, bit 7 of word 1, is ignored.

Additional controls may limit the scope of prefetching.

Initial-Status-Interruption Control (I): Bit 10 of word 1 specifies whether or not the channel subsystem must verify to the program that the device has accepted the first command associated with a start or resume function. When the I bit is specified as one in the ORB, then, when the subchannel becomes active, indicating that the first command has been accepted for this start or resume function, the Z bit (see "Zero Condition Code (Z)" on page 16-11) is set to one at this subchannel, and the subchannel becomes status pending with intermediate status.

If the subchannel does not become active -- for example, when the device signals channel end immediately upon receiving the first command, command chaining is not specified in the CCW, and command retry is not signaled -- the command-accepted condition (Z bit set to one) is not generated; instead, the subchannel becomes status pending with primary status. Intermediate status may also be indicated in this case when the command is accepted if the first CCW contained the PCI flag set to one.

Address-Limit-Checking Control (A): Bit 11 of word 1 specifies whether or not address-limit checking is specified for the channel program. When this bit is zero, no address-limit checking is performed for the execution of the channel program, independent of the setting of the limitmode bits in the subchannel (see "Limit Mode When this bit is one, (LM)" on page 15-2). address-limit checking is allowed for the channel program, subject to the setting of the limit-mode bits in the subchannel.

Suppress-Suspended-Interruption Control (U):

Bit 12 of word 1, when one, specifies that the channel subsystem is to suppress the generation of an intermediate interruption condition due to suspension if the subchannel becomes suspended. When bit 12 is zero, the channel subsystem generates an intermediate interruption condition whenever the subchannel becomes suspended during the execution of the channel program.

Format-2-IDAW Control (H): Bit 14 of word 1 specifies the format of IDAWs for CCWs that specify indirect data addressing. When bit 14 of word 1 is one, format-2 (64-bit data address) I IDAWs are provided for all CCWs that have the I IDAW flag set to one in the CCW. When bit 14 of word 1 is zero, format-1 (31-bit data address) I IDAWs are provided for all CCWs that have the I IDAW flag set to one in the CCW.

Programming Note: Sixty-four-bit **IDAWs** provide the only means by which data can be transferred directly between an I/O device and storage locations with addresses greater than 2G bytes.

2K-IDAW Control (T): Bit 15 of word 1 specifies the main-storage block size for format-2-IDAW data areas. Bit 15 is meaningful only when bit 14 (format-2 IDAW control) is one and is ignored when bit 14 is zero. When bit 15 of word 1 is all format-2 IDAWs designate 2K-byte one, storage blocks. When bit 15 of word 1 is zero, all format-2 IDAWs designate 4K-byte storage blocks.

Bit 13 of word 1 is reserved for future use and I must be zero; otherwise, either an operand excep-I tion or a program-check condition is recognized.

Logical-Path Mask (LPM): Bits 16-23 of word 1 are preserved unmodified in the subchannel and specify to the channel subsystem which of the logical paths 0-7 are to be considered logically available, as viewed by the program. A bit setting of one means that the corresponding channel path is logically available; a zero specifies that the corresponding channel path is logically not available. If a channel path is specified by the program as being logically not available, the channel subsystem does not use that channel path to perform clear, halt, resume, or start functions when requested by the program, except when a dedicated-allegiance condition exists for that channel path. If a dedicated-allegiance condition exists, the setting of the LPM is ignored, and a resume, start, halt, or clear function is performed by using the channel path having the dedicated allegiance.

Incorrect-Length-Suppression Mode (L):

When bit 8 of word 1 is one, then bit 24 of word 1, specifies the incorrect-lengthone. suppression mode. When the subchannel is in this mode when an immediate operation occurs (that is, when a device signals the channel-end condition during initiation of the command) and the current CCW contains a nonzero value in bit positions 16-31, indication of an incorrect-length condition is suppressed.

When bit 8 of word 1 is one, then bit 24 of word 1, when zero, specifies the incorrect-length-indication mode. When the subchannel is in this mode when an immediate operation occurs (that is, when a device signals the channel-end condition during initiation of the command) and the current CCW contains a nonzero value in bit positions 16-31, indication of an incorrect-length condition is recognized. Command chaining is suppressed unless the SLI flag in the CCW is one and the chain-data flag is zero.

When bit 8 of word 1 is zero, the value of bit 24 is ignored by the channel subsystem, and the subchannel is in the incorrect-length-suppression mode.

ORB-Extension Control (X): Bit 31 of word 1 specifies whether the ORB is extended. When bit 31 of word 1 is zero, the ORB consists of words 0-2, and words 3-7 are ignored. When bit 31 of word 1 is one, the ORB consists of words 0-7. Words 0 and 1 are described above. Words 2-7 are described below.

Reserved: Bits 25-30 of word 1 are reserved for
 future use and must be set to zeros. Bit 31 of
 word 1 must be zero if the ORB-extension facility
 is not installed. Otherwise, an operand exception
 or program-check condition is recognized.

Channel-Program Address: Bits 1-31 of word 2 specify the absolute address of the first CCW in main storage. Bit 0 of word 2 must be zero; otherwise, either an operand exception or a program-check condition is recognized. If format-0 CCWs are specified by bit 8 of word 1, then bits 1-7 of word 2 also must be zeros; otherwise, a program-check condition is recognized.

The three rightmost bits of the channel-program address must be zeros, designating the CCW on a doubleword boundary; otherwise, a program-check condition is recognized.

If the channel-program address designates a location protected against fetching or designates a location outside the storage of the particular installation, the start function is not initiated at the device. In this situation, the subchannel becomes status pending with primary, secondary, and alert status.

Channel-Subsystem (CSS) Priority: When bit 31 (X) of word 1 of the ORB is one, byte 0 of word 3 contains an unsigned binary integer, called the channel-subsystem-priority number, that is assigned to the designated subchannel and used to order the selection of subchannels when either a start function or a resume function is to be initiated for one or more subchannels that are start pending or resume pending.

The specified channel-subsystem-priority number can be any number in the range of 0 to 255. The numbers 0 and 255 designate the lowest and highest priorities, respectively.

Depending on the model and the configuration:

Fewer than 256 priority levels may be provided. For such models, the ORB-specified priority number may be ignored, and an alternative priority number may be implicitly assigned to the subchannel when the subchannel becomes start pending.

2. When bit 31 (X) of word 1 of the ORB is zero, an implicit priority number is assigned to the subchannel.

See "Channel-Subsystem-I/O-Priority Facility" on page 17-22 for details about how the priority number is assigned for both of these cases.

Control-Unit (CU) Priority: When bit 31 (X) of word 1 of the ORB is one, byte 2 of word 3 contains an unsigned binary integer, called the control-unit-priority number, that specifies, for an associated control unit attached by a FICON channel path, the priority level that is applied at the associated control unit for all I/O operations associated with the start function.

The specified control-unit-priority number can be any integer in the range of 1 to 255. The numbers 1 and 255 designate the lowest and highest priorities, respectively. The number 0 designates that no priority is assigned to the I/O operations associated with the start function. The handling of I/O operations when the priority number is 0 depends on the control-unit model.

Also depending on the control-unit model, fewer than 255 priority levels may be supported by the control unit. See the control-unit's System Library publication for additional information regarding the range of priority numbers supported and how this priority number is used.

The specified control-unit-priority number is ignored if any of the following conditions exists:

- 1. Bit 31 (X) of word 1 is zero. In this case, a control-unit-priority number of 0 is transmitted in the associated outbound frames.
- The designated subchannel is not associated with a control unit configured to a FICON channel path.
- The associated control unit does not provide prioritized performance of I/O operations. In this case, the control-unit-priority number in the associated outbound frames is ignored at the control unit.
- The channel-subsystem model does not provide for the transmission of the control-unitpriority number.
- 5. The channel-subsystem-I/O-priority facility is not operational due to an operator action.

Reserved: All fields in the ORB that are defined as either "0" or "Reserved" must contain zeros when START SUBCHANNEL is executed; other-

wise, either an operand exception or a programcheck condition is recognized.

Programming Notes:

- 1. Bit positions of the ORB that presently are specified to contain zeros may in the future be assigned for the control of new functions.
- 2. The interruption parameter may contain any information, but ordinarily the information is of significance to the program handling the I/O interruption.

Channel-Command Word

The channel-command word (CCW) specifies the command to be executed and, for commands initiating certain I/O operations, it designates the storage area associated with the operation, the action to be taken whenever transfer to or from the area is completed, and other options.


A channel program consists of one or more CCWs that are logically linked such that they are fetched I and executed by the channel subsystem in either l a sequential or a nonsequential order. Sequential I (contiguous) CCWs are linked by the use of the I chain-data and chain-command flags, and nonsequential (noncontiguous) CCWs are linked by a CCW specifying the transfer-in-channel command.

As each CCW is executed, it is recognized as the current CCW. A CCW becomes current (1) when it is the first CCW of a channel program and has fetched, (2) when, during command chaining, the new CCW is logically fetched, or (3) when, during data chaining, the new CCW takes over control of the I/O operation (see "Data Chaining" on page 15-32). When chaining is not specified, a CCW is no longer current after TEST SUBCHANNEL clears the start-function bit in the subchannel.

The location of the first CCW of the channel program is designated in the ORB that is the operand of START SUBCHANNEL. The first CCW is fetched subsequent to the execution of the instruction. The format of the CCWs fetched by the channel subsystem is specified by bit 8 of word 1 of the ORB. Each additional CCW in the channel program is obtained when the CCW is needed. Fetching of the CCWs by the channel subsystem does not affect those locations in main storage.

CCWs have either of two different formats, format 0 or format 1. The two formats do not differ in the information contained in the CCW, but they do differ in the size of the address and the arrangement of fields within the CCW.

The formats are defined as follows:



Format-0 CCWs can be located anywhere in the first 2²⁴ (16M) bytes of absolute storage, and format-1 CCWs can be located anywhere in the first 231 (2G) bytes of absolute storage.

Bit 39 (format 0) or bit 15 (format 1) of every CCW other than a format-0 CCW specifying transfer in channel must be zero. If indirect data addressing is specified and the format-2-IDAW-control bit is zero in the ORB associated with the CCW, then:

- 1. Bits 30 and 31 (format 0) or 62 and 63 (format 1) of the CCW must be zeros, designating a word boundary,
- 2. Bit 0 of the first entry of the indirect-dataaddress list must be zero.

If indirect data addressing is specified and the format-2-IDAW-control bit is one in the ORB associated with the CCW, bits 29-31 (format 0) or bits 61-63 (format 1) of the CCW must be zeros, designating a doubleword boundary. When any of these requirements is not met, a program-check condition may be recognized (see "CCW Indirect Data Addressing" on page 15-35). Detection of this condition during data chaining causes the I/O device to be signaled to conclude the operation. When the absence of these zeros is detected during command chaining or subsequent to the execution of START SUBCHANNEL, the new operation is not initiated, and an interruption condition is generated.

The contents of bit positions 40-47 of a format-0 CCW are ignored.

The fields in the CCWs are defined as follows:

Command Code: Bits 0-7 (both formats) specify the operation to be performed.

Data Address: Bits 8-31 (format 0) or bits 33-63 (format 1) designate a location in absolute storage. The designated location is the first location referred to in the area designated by the I CCW. Bit 32 of a format-1 CCW must be zero; otherwise, a program-check condition is recognized. If a byte count of zero is specified, this field is not checked.

See the section "CCW Indirect Data Addressing" on page 15-35 for information about the specification of data addresses greater than 2G bytes.

Chain-Data (CD) Flag: Bit 32 (format 0) or bit 8 (format 1), when one, specifies chaining of data. The bit causes the storage area designated by the next CCW to be used with the current I/O operation. When the CD flag is one in a CCW, the chain-command and suppress-length-indication flags (see below) are ignored.

Chain-Command (CC) Flag: Bit 33 (format 0) or bit 9 (format 1), when one, and when the CD flag and S flag are both zeros, specifies chaining of commands. The bit causes the operation specified by the command code in the next CCW to be initiated upon the normal completion of the current operation.

Suppress-Length-Indication (SLI) Flag: Bit 34 (format 0) or bit 10 (format 1) controls whether an incorrect-length condition is to be indicated to the program. When this bit is one and the CD flag is

zero, the incorrect-length indication is suppressed. When both the CC and SLI flags are ones and the CD flag is zero, command chaining takes place, regardless of the presence of an incorrect-length condition. This bit should be specified in *all* CCWs where suppression of the incorrect-length indication is desired.

Skip (SKP) Flag: Bit 35 (format 0) or bit 11 (format 1), when one, specifies the suppression of transfer of information to storage during a read, read-backward, sense ID, or sense operation.

Program-Controlled-Interruption (PCI) Flag: Bit 36 (format 0) or bit 12 (format 1), when one, causes the channel subsystem to generate an intermediate interruption condition when the CCW containing the bit takes control of the I/O operation. When the PCI flag bit is zero, normal operation takes place.

Indirect-Data-Address (IDA) Flag: Bit 37 (format 0) or bit 13 (format 1), when one, specifies indirect data addressing.

Suspend (S) Flag: Bit 38 (format 0) or bit 14 (format 1), when one, specifies suspension of channel-program execution. When valid, it causes channel-program execution to be suspended prior to the execution of the CCW containing the S flag. A one value of the S flag is valid when bit 4 of word 1 of the associated ORB is one.

Count: Bits 48-63 (format 0) or bits 16-31 (format 1) specify the number of bytes in the storage area designated by the CCW.

Programming Note: Bit 39 of a format-0 CCW or bit 15 of a format-1 CCW, which presently must be zero, may in the future be assigned for the control of new functions. It is recommended, therefore, that this bit not be set to one for the purpose of obtaining an intentional program-check indication.

Command Code

The command code, bit positions 0-7 of the CCW, specifies to the channel subsystem and the I/O device the operation to be performed.

The two rightmost bits or, when these bits are zeros, the four rightmost bits of the command code identify the operation to the channel sub-

system. The channel subsystem distinguishes among the following four operations:

- Output forward (write, control)
- Input forward (read, sense, sense ID)
- Input backward (read backward)
- Branching (transfer in channel)

The channel subsystem ignores the leftmost bits of the command code, except in a format-1 CCW specifying transfer in channel. In this case, all bits of the command code are decoded by the channel subsystem.

Commands that initiate I/O operations (write, read, read backward, control, sense, and sense ID) cause all eight bits of the command code to be transferred to the control unit. In these command codes, the leftmost bit positions contain modifier bits. The modifier bits specify to the device how the command is to be executed. They may, for example, cause the device to compare data received during a write operation with data previously recorded, and they may specify such attributes as recording density and parity. For the control command, the modifier bits may contain the order code specifying the control function to be performed. The meaning of the modifier bits depends on the type of I/O device and is specified in the System Library publication for the device.

The command-code assignment is listed in Figure 15-5. The symbol x indicates that the bit position is ignored; m identifies a modifier bit.

Code	Command						
x x x x 0 0 0 0 m m m m m m 0 1 m m m m m m 1 0 m m m m 1 1 0 0 m m m m 0 1 0 0 1 1 1 0 0 1 0 0 0 1 0 0 x x x x 1 0 0 0 m m m 1 0 0 0	Invalid Write Read Read backward Control Sense Sense ID Transfer in channel ¹ Transfer in channel ² Invalid ³						
Explanation:							

- m Modifier bit
- Ignored
- Format-0 CCW
- Format-1 CCW
- Format-1 CCW with any of bits 0-3 nonzero

Figure 15-5. Command-Code Assignment

Whenever the channel subsystem detects an invalid command code during the initiation of command execution, the program-checkinterruption condition is generated, and channelprogram execution is terminated. The command code is ignored during data chaining, unless it specifies transfer in channel.

Designation of Storage Area

The main-storage area associated with an I/O operation is defined by one or more CCWs. A CCW defines an area by specifying the address of the first byte to be transferred and the number of consecutive bytes contained in the area. address of the first byte of data to be transferred is specified either directly in the data-address field I of the CCW or indirectly in an indirect-data-I address word (IDAW) designated by the dataaddress field of the CCW. The number of bytes contained in the storage area is specified in the count field.

In write, read, control, and sense operations, storage locations are used in ascending order of addresses. As information is transferred to or from main storage, the address from the address field is incremented, and the count from the count field is decremented. The read-backward operation places data in storage in a descending order of addresses, and both the count and the address

are decremented. When the count reaches zero, the storage area defined by the CCW is exhausted.

Any main-storage location available to the start function can be used in the transfer of data to or from an I/O device, provided that the location is not protected against that type of reference. Format-0 CCWs can be located in any available part of the first 2²⁴ (16M) bytes of absolute storage, and format-1 CCWs can be located in any available part of the first 2³¹ (2G) bytes of absolute storage, provided that, in both cases, the location is not protected against a fetch-type reference. When the channel subsystem attempts to refer to a protected location, the protection-check condition is generated, and the device is signaled to terminate the operation.

A main-storage location is available if it is available in the configuration and, in the case of a data location (not a CCW or IDAW), access to it is not prevented by the address-limit-checking facility. If a main-storage location is not available, it is said to have an invalid address.

If the channel subsystem refers to a location that is not available, the program-check condition is generated. When the first CCW designated by the channel-program address is at an unavailable location, the start function is not initiated at the device, the status portion of the SCSW is updated with the program-check indication, the subchannel becomes status pending with primary, secondary, and alert status, and deferred condition code 1 is indicated. Invalid data addresses, as well as any invalid CCW addresses detected on chaining or subsequent to the execution of START SUB-CHANNEL, cause the channel subsystem to signal the device to conclude the operation the next time the device requests or offers a byte of data or status. In this situation, the subchannel is made status pending with program check indicated in the subchannel status, and the device status is a function of the status received from the The program-check condition causes command chaining and command retry to be suppressed.

During an output operation, the channel subsystem may fetch data from main storage before the time the I/O device requests the data. Any number of bytes specified by the current CCW may be prefetched and buffered. When data

chaining during an output operation, the channel subsystem may fetch one CCW describing a data area at any time during the execution of the current CCW. If unlimited prefetching is allowed by the setting of the prefetch-control bit in the ORB, any number of CCWs and IDAWs and the associated data may be prefetched by the channel subsystem. When the I/O operation uses data and CCWs from locations near the end of the available storage, such prefetching may cause the channel subsystem to refer to locations that do not Invalid addresses detected during preexist. fetching do not affect the performance of the I/O operation and do not cause error indications until the operation actually attempts to use the information. If the operation is concluded by the I/O device or by the execution of HALT SUB-CHANNEL or CLEAR SUBCHANNEL before the invalid information is needed, the condition is not brought to the attention of the program.

The count field in the CCW can specify any number of bytes up to 65,535. In format-0 CCWs, the count field is always nonzero unless the command code specifies transfer in channel, in which case the count field is ignored. In format-1 CCWs, the count field may contain the value zero unless data chaining is specified or the CCW is fetched while data chaining. Whenever (1) the count field in a format-1 CCW is zero, (2) data chaining is either not specified or not in effect, and (3) data transfer is requested by the device, the device is signaled to stop, and the I/O operation is The channel subsystem sets the terminated. incorrect-length condition if the SLI flag is not one in the CCW. No data is transferred. If the device does not request data transfer, the operation proceeds to the normal ending point.

If a zero byte count is contained in a format-0 CCW that does not specify transfer in channel, or if a zero byte count is contained in a format-1 CCW that specifies data chaining or was fetched while data chaining, a program-check condition is recognized, and the subchannel is made status pending with combinations of primary, secondary, and alert status as a function of the state of the subchannel and the status received from the device.

Note: For a description of the storage area associated with a CCW when indirect data addressing is used, see "CCW Indirect Data Addressing" on page 15-35.

Programming Notes:

- 1. Since a format-1 CCW with a count of zero is valid, the program can use the CCW count field to specify that no data be transferred to the I/O device. If the device requests a data transfer, the device is signaled to terminate data transfer. If the SLI and chain-command flags are also specified as ones, and no unusual conditions are encountered subsequent to signaling the device to terminate data transfer, the new operation is initiated upon receipt of device end from the device.
- 2. If the subchannel is in the incorrect-lengthsuppression mode, the chain-data flag in the current CCW is zero, and the operation is performed as an immediate operation, then incorrect length is not indicated, regardless of the setting of the SLI flag.

If the subchannel is in the incorrect-lengthindication mode, if the chain-data flag in the current CCW is zero, and if the operation is performed as an immediate operation, then incorrect length is indicated if the count field of the current CCW specifies a nonzero value, unless suppressed by the SLI flag of the CCW; incorrect length is not indicated, however, if the count field of the CCW specifies a value of zero.

If a new CCW that has a count field of zero is fetched during data chaining or if a CCW is fetched with the chain-data flag set to one and a count field of zero, a program-check condition is recognized by the channel subsystem.

Chaining

When the channel subsystem has completed the transfer of information specified by a CCW, it can continue performing the start function by fetching a new CCW. Such fetching of a new CCW is called chaining, and the CCWs belonging to such a sequence are said to be chained.

Chaining takes place between CCWs located in successive doubleword locations in storage. proceeds in an ascending order of addresses; that is, the address of the new CCW is obtained by adding 8 to the address of the current CCW. Two chains of CCWs located in noncontiguous storage areas can be coupled for chaining purposes by a transfer-in-channel command. All CCWs in a chain apply to the I/O device that is associated with the subchannel designated by the original START SUBCHANNEL instruction.

Two types of chaining are provided: chaining of data and chaining of commands. Chaining is controlled by the chain-data (CD) and chain-command (CC) flags in conjunction with the suppress-lengthindication (SLI) flag in the CCW. These flags specify the action to be taken by the channel subsystem upon the exhaustion of the current CCW and upon receipt of ending status from the device, as shown in Figure 15-6 on page 15-31.

The specification of chaining is effectively propagated through a transfer-in-channel command. When, in the process of chaining, a transfer-inchannel command is fetched, the CCW designated by the transfer-in-channel command is used for the type of chaining specified in the CCW preceding the transfer-in-channel command.

The CD and CC flags are ignored in a format-0 CCW specifying the transfer-in-channel command. In a format-1 CCW specifying the transfer-inchannel command, the CD and CC flags must be zeros; otherwise, a program-check condition is recognized.

			Action at 1	Action at the Subchannel upon Exhaustion of Count or Receipt of Channel End											
				Immediate (Operation	Non-im	nediate Ope	ration							
Flags in Current CCW				t-Length- ion Mode¹		ncorrect-Length- ndication Mode		Count Exhausted							
CD	СС	SLI	CCW Count≠0	CCW Count=0	CCW Count≠0	CCW Count=0	CE Not Received	CE Received	Exhausted and CE Received						
0 0 0 0	0 0 1 1	0 1 0 1	End, NIL End, NIL CC CC	End, NIL End, NIL CC CC	End, IL End, NIL End, IL CC	End, NIL End, NIL CC CC	Stop, IL Stop,NIL Stop, IL Stop, CC	End, NIL End, NIL CC CC	End, IL End, NIL End, IL CC						
1	-	-	End, NIL	PC	End, IL	PC	CD	*	End, IL						

Explanation:

- The selected bit is ignored and may be either zero or one.
- These situations cannot validly occur. When data chaining is specified, the new CCW takes control of the operation after transferring the last byte of data designated by the current CCW, but before the next request for data or status transfer from the device. The new CCW (which cannot contain a count of zero unless a program-check condition is also recognized) is in control of the operation.
- 1 The count field must contain a nonzero value when format-0 CCWs are specified; otherwise, the operation is terminated with a program-check condition.
- CC Command chaining is performed by the channel subsystem upon receipt of device end.
- CD The chain-data flag causes the channel subsystem to immediately fetch a new CCW for the same operation. The operation continues unless the CCW thus fetched has a count field of zero, in which case the operation is terminated with a program-check condition.
- CE Channel end from the device that indicates end of block.
- End Operation is terminated.
- ΙL Incorrect length is indicated with the subsequent interruption condition generated at the subchannel.
- NIL Incorrect length is not indicated with the subsequent interruption condition generated at the subchannel.
- These situations cannot validly occur. The channel subsystem recognizes a PC program-check condition when a CCW is fetched that has the chain-data flag set to one and a count field of zero.
- Device is signaled to terminate data transfer, but subchannel remains subchannel active until channel end is received.

Figure 15-6. Subchannel Chaining Action

Programming Note: When bit 9 of word 1 of the I ORB is one, unlimited prefetching of chained I CCWs (including CCWs linked by a transfer-in-I channel command) by the channel subsystem is permitted. When prefetching is allowed by the ORB, no modification of the channel program should be performed after START SUBCHANNEL is executed and before the primary interruption condition for the operation has been received unless the subchannel is currently suspended and is not resume pending.

Data Chaining

During data chaining, the new CCW fetched by the channel subsystem defines a new storage area for the original I/O operation. If the channel path is of the parallel-I/O-interface type, the performance of the operation at the I/O device is not If the channel path is of the affected. serial-I/O-interface type, then the performance of the operation at the I/O device either is not affected or, depending on the device model, may be terminated with unit-check status. When the operation at the I/O device is not affected and all data designated by the current CCW has been transferred to main storage or to the device, data chaining causes the operation to continue, using the storage area designated by the new CCW. The contents of the command-code field of the new CCW are ignored, unless they specify transfer in channel.

Data chaining is considered to occur immediately after the last byte of data designated by the current CCW has been transferred to main storage or to the device. When the last byte of the data transfer has been placed in main storage or accepted by the device, the new CCW takes over the control of the operation. If the device sends channel end after exhausting the count of the current CCW but before transferring any data to or from the storage area designated by the new CCW, the SCSW associated with the concluded operation pertains to the new CCW.

If programming errors are detected in the new CCW or during its fetching, the error indication is generated, and the device is signaled to conclude the operation when it attempts to transfer data designated by the new CCW. If the device signals the channel-end condition before transferring any data designated by the new CCW, program check or protection check is indicated in the SCSW associated with the termination. The contents of the SCSW pertain to the new CCW unless the address of the new CCW is invalid, the location is protected against fetching, or programming errors are detected in an intervening transfer-in-channel command. A data address referring to a nonexistent or protected area causes an error indication only after the I/O device has attempted to transfer data to or from the invalid location.

Data chaining during an input operation causes the new CCW to be fetched when all data designated by the current CCW has been placed in main storage. On an output operation, the channel subsystem may fetch the new CCW from main storage before data chaining occurs. Any programming errors in the prefetched CCW, however, do not affect the performance of the operation until all data designated by the current CCW has been transferred to the I/O device. If the device concludes the operation before all data designated by the current CCW has been transferred, the conditions associated with the prefetched CCW are not indicated to the program. Unlimited prefetching is allowed under the control of the prefetch bit specified in the ORB. (See "Prefetch Control (P)" on page 15-23.) When unlimited prefetching is not allowed and an output operation is specified, only one CCW describing a data area may be prefetched. If a prefetched CCW specifies transfer in channel, only one more CCW may be fetched before the exhaustion of the current CCW.

Programming Notes:

1. If the ORB does not specify unlimited prefetching, no prefetching of CCWs is performed, except in the case of data chaining on an output operation where one CCW describing a data area may be prefetched at a time.

If the ORB for the I/O operation specifies that prefetching is allowed, any number of CCWs and IDAWs and the associated data areas may be prefetched and buffered in the channel subsystem.

The same actions for signaling errors and terminating operations take place when unlimited prefetching is allowed by the ORB as when it is not allowed. However, when unlimited prefetching is specified and an error condition is detected, both the channel subsystem and the program must recognize that the points of termination at the channel subsystem and at the I/O device may be different in terms of the channel command in execution at the point of error. The channel subsystem indicates the point of termination at the channel subsystem by storing the appropriate CCW address in word 1 of the subchannel-status word and the point of termination at the device by storing the secondary-CCW address in word 4 of the format-0 extended-status word.

When prefetching has been specified in the ORB, the result of modifications to CCWs after START SUBCHANNEL has been executed or after self-describing channel programs have been used is unpredictable. (See note 2 for the definition of self-describing channel programs.)

2. Data chaining may be used to rearrange information as it is transferred between main storage and an I/O device. Data chaining permits blocks of information to be transferred to or from noncontiguous areas of storage, and, when used in conjunction with the skipping function, data chaining allows the program to place in main storage specified portions of a block of data.

When, during an input operation, the program specifies data chaining to a location in which data has been placed under the control of the current CCW, the channel subsystem, in fetching the next CCW, fetches the new contents of the location. This is true even if the location contains the last byte transferred under the control of the current CCW. When a channel program data-chains to a CCW placed in storage by the CCW specifying data chaining, the input block is said to be self-describing. A self-describing block contains one or more CCWs that designate storage locations and counts for subsequent data in the same input block.

The use of self-describing blocks is equivalent to the use of unchecked data. An I/O data-transfer malfunction that affects validity of a block of information is signaled only at the completion of data transfer. The error condition normally does not prematurely terminate or otherwise affect the performance of the operation. Thus, there is no assurance that a CCW read as data is valid until the operation is completed. If the CCW thus read is in error, use of the CCW in the current operation

- may cause subsequent data to be placed at wrong locations in main storage with resultant destruction of its contents, subject only to the control of the protection key and the address-limit-checking facility, if used.
- 3. When, during data chaining, a device transfers data by using the data-streaming feature, an overrun or chaining-check condition may be recognized when a small byte-count value is specified in the CCW. The minimum acceptable number of bytes that can be specified varies as a function of the system model and system activity.

Command Chaining

During command chaining, the new CCW fetched by the channel subsystem specifies a new I/O operation. The channel subsystem fetches the new CCW upon the receipt of the device-end signal for the current operation. If the new CCW does not have its S flag set to one and no unusual conditions are detected, the channel subsystem initiates the new operation. The presence of the S flag set to one or unusual conditions causes command chaining to be suppressed. command chaining takes place, the completion of the current operation does not cause an I/O interruption, and the count indicating the amount of data transferred during the current operation is not made available to the program. For operations involving data transfer, the new command always applies to the next block of data at the device.

Command chaining takes place and the new operation is initiated only if no unusual conditions have been detected in the current operation. In particular, the channel subsystem initiates a new I/O operation by command chaining upon receipt of a status byte containing only the following bit combi-(1) device end, (2) device end and status modifier, (3) device end and channel end, and (4) device end, channel end, and status modifier. In the first two cases, channel end is signaled before device end, with all other status bits zeros. If a condition such as attention, unit check, unit exception, incorrect length, program check, or protection check has occurred, the sequence of operations is concluded, and the status associated with the current operation causes an interruption condition to be generated. The new CCW in this case is not fetched. The incorrect-length condition does not suppress command chaining if the current CCW has the SLI flag set to one.

An exception to sequential chaining of CCWs occurs when the I/O device presents the statusmodifier condition with the device-end signal or channel-end and device-end signals. When command chaining is specified and no unusual conditions have been detected, or when command retry has been previously signaled and an immediate retry could not be performed, the combination of status-modifier and device-end bits causes the channel subsystem to alter the sequential execution of CCWs. If command chaining was specified, status modifier and device end cause the channel subsystem to fetch and chain to the CCW whose main-storage address is 16 higher than that of the CCW that specified chaining. command retry was previously signaled and immediate retry could not be performed, the status causes the channel subsystem to command chain to the CCW whose storage address is 8 higher than that of the CCW for which retry was initially signaled.

When both command and data chaining are specified, the first CCW associated with the operation specifies the operation to be performed, and the last CCW specifies whether another operation follows.

Programming Note: Command chaining makes it possible for the program to initiate transfer of multiple blocks of data by issuing a single START SUBCHANNEL instruction. It also permits a subchannel to be set for execution of other commands, such as positioning the disk-access mechanism, and for data-transfer operations without interference by the program at the end of each operation. Command chaining, in conjunction with the status-modifier condition, permits the channel subsystem to modify the normal sequence of operations in response to signals provided by the I/O device.

Skipping

Skipping causes the suppression of main-storage references during an I/O operation. It is defined only for read, read-backward, sense-ID, and sense operations, and is controlled by the skip flag, which can be specified individually for each CCW. When the skip flag is one, skipping occurs; when it is zero, normal operation takes place. setting of the skip flag is ignored in all other operations.

Skipping affects only the handling of information by the channel subsystem. The operation at the I/O device proceeds normally, and information is The channel subsystem keeps transferred. updating the count but does not place the information in main storage. Chaining is not precluded by skipping. In the case of data chaining, normal operation is resumed if the skip flag in the new CCW is zero.

No checking for invalid or protected data addresses takes place during skipping.

Programming Note: Skipping, when combined with data chaining, permits the program to place in main storage specified portions of a block of information from an I/O device.

Program-Controlled Interruption

The program-controlled-interruption (PCI) function permits the program to cause an I/O interruption during the performance of an I/O operation. The function is controlled by the PCI flag of the CCW. Neither the value of the PCI flag nor the associated interruption request affects the performance of the current operation.

The value of the PCI flag can be one either in the first CCW designated for the current start or resume function or in a CCW fetched during chaining. If the PCI flag is one in a CCW that has become current, the subchannel becomes status pending with intermediate status, and I/O-interruption request is generated. The point at which the subchannel becomes status pending depends on the progress of the current start or resume function as follows:

- 1. If the PCI flag is one in the first CCW associated with a start function or a resume function, the subchannel becomes status pending with intermediate status only after the command has been accepted.
- 2. If the PCI flag is one in a CCW that has become current while data chaining, the subchannel becomes status pending with intermediate status after all data designated by the preceding CCW has been transferred.
- 3. If the PCI flag is one in a CCW that has become current while command chaining, the subchannel becomes status pending with intermediate status as that CCW becomes current.

In all cases, if the subchannel is enabled for I/O interruptions, the point of interruption depends on the current activity in the system and may be delayed. No predictable relationship exists between the point at which the interruption request is generated because of the PCI flag and the extent to which data transfer has been completed to or from the area designated by the CCW. However, all the fields within the SCSW pertain to the same instant.

An intermediate interruption condition that is made pending because of a PCI flag remains pending during chaining if not cleared by TEST SUB-CHANNEL or CLEAR SUBCHANNEL. If another CCW containing a PCI flag that is one becomes current prior to the clearing of the intermediate interruption condition, only one interruption condition is preserved.

An intermediate interruption may occur while the subchannel is subchannel-and-device active with the operation specified by the CCW causing the intermediate interruption condition or with the operation specified by a CCW that has subsequently become current. If the intermediate interruption condition is not cleared prior to the conclusion of the operation or chain of operations, the condition is indicated together with the primary interruption condition at the conclusion of the operation or chain of operations. The intermediate interruption condition may be cleared by TEST SUBCHANNEL while the subchannel is subchannel active.

If the SCSW stored by TEST SUBCHANNEL indicates that the subchannel is status pending with intermediate status and the operation or chain of operations has not been concluded (that is, the activity-control field indicates subchannel-anddevice active or suspended), then CCW-address field contains an address that is 8 higher than the address of the most recent CCW to become current and have a PCI flag that is one, or the CCW-address field contains an I address that is 8 higher than the address of a CCW that has subsequently become current. Unless the SCSW also contains the primary-status bit set to one, the device-status field contains zeros, and the count is unpredictable.

Subchannel-status conditions other than PCI may be indicated when the SCSW is stored. If the subchannel is not also status pending with primary status, these conditions may or may not be indicated again. If the subchannel-status condition is detected while prefetching and the operation or chain of operations is concluded before the condition affects an operation, the condition is reset and is not indicated when the subchannel subsequently becomes status pending with primary status. If the subchannel-status condition affects an operation, the condition is indicated when the subchannel becomes status pending with primary status.

If the program-controlled-interruption condition remains pending until the operation or chain of operations is concluded at the subchannel, a single interruption request exists. When TEST SUBCHANNEL is subsequently executed, the status-control field of the SCSW stored indicates both the primary interruption condition and the intermediate interruption condition, and the PCI bit of the subchannel-status field is one.

The value of the PCI flag is inspected in every CCW except for those CCWs that specify the transfer-in-channel command. The PCI flag is ignored during initial program loading.

Programming Notes:

- 1. The program-controlled interruption provides a means of alerting the program to the progress of chaining during an I/O operation. It permits programmed dynamic main-storage allocation.
- 2. A CCW with a PCI flag set to one may, if retried because of command retry, cause multiple PCI interruptions to occur. (See "Command Retry" on page 15-41.)

CCW Indirect Data Addressing


CCW indirect data addressing permits a single channel-command word to control the transfer of data that spans noncontiguous 2K-byte or 4K-byte blocks in main storage. The use of CCW indirect data addressing also allows the program to designate data addresses above 16M bytes when using format-0 CCWs or above 2G bytes when using format-1 CCWs..

CCW indirect data addressing is specified by a flag in the CCW which, when one, indicates that the data address is not used to directly address data. Instead, the address points to a list of words or doublewords, called indirect-data-


address words (IDAWs), each of which contains an absolute address designating a data area in main storage.

IDAWs have either of two formats, called format 1 l and format 2. as determined I format-2-IDAW control, bit 14 of word 1 of the I ORB associated with the channel program being When the format-2-IDAW control is I zero, the IDAW is format 1 and is a word con-I taining a 31-bit address. When the control is one, I the IDAW is format 2 and is a doubleword con-I taining a 64-bit address. The IDAW formats are as follows:

Format-1 IDAW



Format-2 IDAW



Bit 0 (format 1) is reserved for future use and must be zero; otherwise, a program-check condition may be recognized, as described below.

A format-1 IDAW designates a data area within a 2K-byte block of main storage and is capable of addressing storage in the range of 0 to 231 - 1.

A format-2 IDAW designates a data area within a 2K-byte or 4K-byte block of main storage, as determined by the 2K-IDAW control, bit 15 of word 1 of the ORB associated with the channel program being executed, and is capable of addressing storage in the range of 0 to 264 - 1. When the 2K-IDAW-control bit is zero, each format-2 IDAW of the designated channel program designates a 4K-byte block of main storage. When the 2K-IDAW-control bit is one, each format-2 IDAW designates a 2K-byte data-area block. All IDAWs associated with the designated channel program must have the same IDAW format, and all of those IDAWs specify the same size of storage block.

When the indirect-data-addressing bit in the CCW is one, the data-address field of the CCW designates the location of the first IDAW to be used for data transfer for the command. Additional IDAWs. if needed for completing the data transfer for the CCW, are in successive locations in storage. The number of IDAWs required for a CCW is determined by the IDAW format as specified in the ORB, by the count field of the CCW, and by the data address in the initial IDAW. When, for example, (1) the ORB specifies format-2 IDAWs with 4K-byte blocks, (2) the CCW count field specifies 8K bytes, and (3) the first IDAW designates a location in the middle of a 4K-byte block, then three IDAWs are required.

The IDAW designated by the CCW can designate any location. Data is then transferred, for read, write, control, sense ID, and sense commands, to or from successively higher storage locations or, for a read-backward command, to successively lower storage locations, until a 2K-byte block boundary (format-1 or format-2 IDAW) or a 4K-byte block boundary (format-2 IDAW) is The control of data transfer is then passed to the next IDAW. The second and any subsequent IDAWs must designate, depending on the command, the first byte, or the last byte for read backward, of a 2K-byte block (format-1 or format-2 IDAW) or a 4K-byte block (format-2 IDAW). Thus, for read, write, control, sense ID, and sense commands, such format-1 IDAWs must have zeros in bit positions 21-31, and such format-2 IDAWs must have zeros in bit positions 53-63 (2K-byte blocks) or 52-63 (4K-byte blocks). For a read-backward command, such format-1 I IDAWs must have ones in bit positions 21-31, and such format-2 IDAWs must have ones in bit positions 53-63 (2K-byte blocks) or 52-63 (4K-byte If any of these rules is violated, a blocks). program-check condition is recognized.

Except for the unique restrictions on the designation of the data address by the IDAW, all other actions taken for the data address, such as for protected storage and invalid addresses, and the actions taken for data prefetching are the same as when indirect data addressing is not used.

IDAWs pertaining to the current CCW or a prefetched CCW may be prefetched. The number of IDAWs that can be prefetched cannot exceed that required to satisfy the count in the CCW that points to the IDAWs. An IDAW takes control of

data transfer when the last byte has been transferred for the previous IDAW. The same actions take place as with data chaining regarding when an IDAW takes control of data transfer during an I/O operation. That is, when the count for the CCW has not reached zero, a new IDAW takes control of the data transfer when the last byte has been transferred for the previous IDAW for that CCW, even in situations where (1) channel end, (2) channel end and device end, or (3) channel end, device end, and status modifier are received prior to the transfer of any data bytes pertaining to the new IDAW.

A prefetched IDAW does not take control of an I/O operation if the count in the CCW has reached zero with the transfer of the last byte of data for the previous IDAW for that CCW. Program or access errors detected in prefetched IDAWs are not indicated to the program until the IDAW takes control of data transfer. However, when the channel subsystem detects an invalid CBC on the contents of a prefetched IDAW or its associated key, the condition may be indicated to the program, when detected, before the IDAW takes control of data transfer. For a description of the indications provided when an invalid CBC is detected on the contents of an IDAW or its associated key, see "Channel-Control Check" on page 16-27.

Bits 1-31 (format 1) or bits 0-63 (format 2) designate the absolute storage location of the first byte to be used in the data transfer. When format-1 IDAWs are specified, the channel subsystem forms a 64-bit absolute main-storage address by appending 33 zero bits on the left of bit 1.

When the IDAW flag of the CCW is set to one and any of the following conditions occurs:

- 1. Format-1 IDAWs are specified in the ORB, and the address in the CCW does not designate the first IDAW on a word boundary,
- 2. Format-2 IDAWs are specified in the ORB, and the address in the CCW does not designate the first IDAW on a doubleword boundary,
- 3. The address in the CCW designates a storage location that is not physically available,
- 4. Access to the storage location specified by the address in the CCW is prohibited by protection, or

5. Bit 0 (format 1 only) of the first IDAW is not zero.

then, depending on the model, one of the following two actions is taken independent of the setting of the skip flag (if condition 5 above is true, action 2 must be taken).

- 1. The above conditions are checked before initiating the operation at the device. If any of these conditions is recognized, initiation of the I/O operation does not occur, and the subchannel is made status pending with primary, secondary, and alert status.
- 2. The operation is initiated at the device prior to checking for these conditions. If the device attempts to transfer data, the device is signaled to terminate the I/O operation, and the subchannel is made status pending with primary, secondary, and alert status as a function of the subchannel state and the status presented by the device.

Suspension of Channel-Program **Execution**

The suspend function, when used in conjunction with RESUME SUBCHANNEL, provides the program with a means to stop and restart the execution of a channel program. The initiation of the suspend function is controlled by the setting of the suspend control, bit 4 of word 1 of the ORB. The suspend function is signaled when suspend control has been specified for the subchannel in the ORB and a CCW containing an S flag set to one becomes the current CCW. The flag can be indicated either in the first CCW of the channel program or in a CCW fetched while command chaining. The S flag is not valid and causes a program-check condition to be recognized if (1) the ORB contains the suspend-control bit set to zero, or (2) the CCW is fetched while data chaining (see "Data Chaining" on page 15-32, concerning the handling of programming errors detected during data chaining).

Upon recognition of the suspend function, suspension of channel-program execution occurs when the CCW becomes current (see "Channel-Command Word" on page 15-26, for a definition of when a CCW becomes current). If suspension occurs during command chaining, the device is signaled that command chaining is no longer in effect.

RESUME SUBCHANNEL signals that the CCW that caused channel-program suspension may have been modified, that the CCW must be refetched, and that the contents of the CCW must be examined to determine the settings of the flags. If the S flag is one, execution of that CCW does not occur. If the CCW is valid and the S flag in the CCW is zero, execution is initiated (see "RESUME SUBCHANNEL" on page 14-9 and "Start Function and Resume Function" on page 15-17).

- When a valid CCW that contains an S flag validly set to one becomes the current CCW during command chaining and the resume-pending condition is not recognized, the suspend function is performed and causes the following actions to occur in the order given:
 - 1. The device is signaled that the chain of operations has been concluded.
 - 2. Channel-program execution is suspended at the subchannel; all prefetched IDAWs, CCWs, and data are discarded; and the subchannel is set up such that the resume function can be performed when the subchannel is next recognized to be resume pending.
 - 3. If the measurement-block-update mode is active and the subchannel is enabled for the mode, the accrued values of the measurement data, including the start-subchannel and sample count, are added to the accumulated values in the measurement block for the subchannel. The start-subchannel count is the only measurement data that is updated in the measurement block if the channel-subsystemtiming facility is not available for the subchannel. (See "Channel-Subsystem Monitoring" on page 17-1 for more information.)

If a measurement-check condition is detected during the measurement-block update, the channel program is terminated at the sub-The subchannel is made status pending with primary, secondary, and alert status, the device-status and subchannelstatus fields are set to zero, and one of the measurement-check conditions is indicated in the extended-status flags of the format-0 ESW. The subchannel is not placed in the suspended state. (See "Subchannel-Control Field" on page 16-11.)

- 4. The subchannel is placed in the suspended state.
- 5. If the subchannel is not resume pending at this point, the intermediate interruption condition due to suspension is recognized if the suppress-suspended-interruption bit of the ORB is zero; otherwise, the resume function is performed.
- When a valid CCW that contains an S flag validly set to one becomes the current CCW during command chaining and the resume-pending condition is recognized, the resume function is performed instead of the suspend function.

When the first CCW of a channel program contains an S flag validly set to one and the resumepending condition is not recognized, the suspend function is performed and causes the following actions to occur in the order given:

- 1. Channel-program execution is suspended prior to the selection of the device.
- 2. The subchannel is set up such that the resume function can be performed when the subchannel is next recognized to be resume pending.
- 3. If the measurement-block-update mode is active and the subchannel is enabled for the mode, the SSCH+RSCH count is incremented. and the accrued function-pending time (a function of the setting of the timing-facility bit) is added to the accumulated value in the measurement block for the subchannel.

If a measurement-check condition is detected during the measurement-block update, the channel program is not started at the sub-The subchannel is made status pending with primary, secondary, and alert status. Deferred condition code one is set, and the start-pending bit remains set to one. The device-status and subchannel-status fields are set to zero, and one of the measurement-check conditions is indicated in the extended-status flags of the format-0 ESW. The subchannel is not placed in the suspended state. (See "Subchannel-Control Field" on page 16-11.)

- 4. The subchannel is placed in the suspended state.
- 5. If the subchannel is not resume pending at this point, the subchannel is made status

pending with intermediate status due to suspension if the suppress-suspendedinterruption-control bit of the ORB is zero; otherwise, the resume function is performed.

When the first CCW of a channel program conl tains an S flag validly set to one and the resumepending condition is recognized, the resume function is performed instead of the suspend function.

Programming Notes:

- The execution of MODIFY SUBCHANNEL and START SUBCHANNEL completes with condition code 2 set if the designated subchannel is suspended. The start function is indicated at the subchannel while the subchannel is in the suspended state.
- 2. In certain situations, normal resumption of the execution of a channel program that has been suspended may not be desired. Normal termination of the suspended channel-program execution may be accomplished by:
 - a. Executing HALT SUBCHANNEL and designating the subchannel.
 - b. Modifying the CCWs in storage such that, when channel-program execution is resumed, the command transferred to the device is a control command with all modifier bits specified as zeros (no-operation) and with the chain-command flag specified as zero; and then executing RESUME SUBCHANNEL.
 - c. When an IRB indicates measurement check along with zero device status, zero subchannel status, and status pending with primary, secondary, and alert status, it may indicate that the measurement check was detected during an attempt to place the subchannel into the suspended state.
- 3. If the suspended interruption is suppressed, the N condition and DCTI values applicable to the preceding subchannel-active period are not made available to the program. The execution of RESUME SUBCHANNEL when the subchannel is in the suspended state causes path-not-operational conditions and the N con-

dition to be reset to zeros. Path-notoperational conditions and the N condition are not reset when RESUME SUBCHANNEL is executed and the designated subchannel is not in the suspended state.

Commands and Flags

Figure 15-7 lists the command codes for the seven commands and indicates which flags are defined for each command. Except for a format-1 CCW specifying transfer in channel, the flags are ignored for all commands for which they are not defined. The flags are reserved in a format-1 CCW specifying transfer in channel and must be zeros.

Name	Code	Flags					
Write Read Read backward Control Sense Sense ID Transfer in channel	M M M M M M 0 1 M M M M M M 1 0 M M M M M 1 1 0 0 M M M M M 1 1 M M M M 0 1 0 0 1 1 1 0 0 1 0 0 X X X X 1 0 0 0	CD CC SLI PCI IDA S CD CC SLI SK PCI IDA S CD CC SLI SK PCI IDA S CD CC SLI PCI IDA S CD CC SLI SK PCI IDA S CD CC SLI SK PCI IDA S CD CC SLI SK PCI IDA S (See note below)					
Explanation: CC Chain command CD Chain data IDA Indirect data addressing M Modifier bit PCI Program-controlled interruption S Suspend SK Skip SLI Suppress-length indication X Ignored in a format-0 CCW; must be zero in a format-1 CCW							
channe	Flags are ignored in a format-0 transfer-in- channel CCW and must be zeros in a format-1 transfer-in-channel CCW.						

Figure 15-7. Command Codes and Flags

All flags have individual significance, except that the CC and SLI flags are ignored when the CD flag is set to one, and, for output forward operations the SK flag is ignored. The presence of the SLI flag is ignored for immediate operations involving format-0 CCWs, in which case the incorrect-length indication is suppressed regardless of the setting of the flag. The incorrect-length indication may be suppressed for immediate operations when executing a format-1 CCW, depending on the incorrect-length-suppression mode. The PCI flag is ignored during initial program loading. All flags, except the PCI flag, are ignored when the S flag is one.


Programming Notes:

- 1. A malfunction that affects the validity of data transferred in an I/O operation is signaled at the end of the operation by means of unit check or channel-data check, depending on whether the device (control unit) or the channel subsystem detected the error. order to make use of the checking facilities provided in the system, data read in an input operation should not be used until the end of the operation has been reached and the validity of the data has been checked. Similarly, on writing, the copy of data in main storage should not be destroyed until the program has verified that no malfunction affecting the transfer and recording of data was detected.
- 2. An error condition may be recognized and the I/O operation terminated when 256 or more chained commands are executed with a device and none of the executed commands result in the transfer of any data. When this condition is recognized, program check is indicated.
- 3. All CCWs that require suppression of incorrect-length indications must use the SLI flag.

Branching in Channel Programs

The channel subsystem provides two methods to modify the normal sequential execution of the CCWs in a channel program. One is the transferin-channel (TIC) command (described in "Transfer in Channel"), which can be used to loop back to a previously executed CCW, or to connect discontiguous segments of the channel program. other method, which uses the status-modifier device-status bit (described in the publication ESA/390 Common I/O-Device Commands. SA22-7204), allows conditions at the device to cause the channel to bypass the next CCW in the channel program.

Transfer in Channel



The next CCW is fetched from the location in absolute main storage designated by the dataaddress field of the CCW specifying transfer in channel. The transfer-in-channel command does not initiate any I/O operation, and the I/O device is not signaled of the execution of the command. The purpose of the transfer-in-channel command is to provide chaining between CCWs not located in adjacent doubleword locations in an ascending order of addresses. The command can occur in both data and command chaining.

Bits 29-31 (format 0) or bits 61-63 (format 1) of a CCW that specifies the transfer-in-channel command must be zeros, designating a CCW on a doubleword boundary. Furthermore, a CCW specifying transfer in channel may not be fetched from a location designated by an immediately preceding transfer in channel. When either of these errors is detected or when an invalid address is designated in the transfer-in-channel command, the programcheck condition is generated. When a CCW that specifies the transfer-in-channel command designates a CCW at a location protected against fetching, the protection-check condition is gener-Detection of these errors during data chaining causes the operation at the I/O device to be terminated and an interruption condition to be generated, while during command chaining it causes only an interruption condition to be generated.

The contents of the second half of the format-0 CCW, bit positions 32-63, are ignored. Similarly,

the contents of bit positions 0-3 of the format-0 CCW are ignored.

Bit positions 0-3 and 8-32 of the format-1 CCW must contain zeros; otherwise, a program-check condition is generated.

Command Retry

The channel subsystem has the capability to perform command retry, a procedure that causes a command to be retried without requiring an I/O interruption. This retry is initiated by the control unit presenting either of two status-bit combinations by means of a special sequence. When immediate retry can be performed, it presents a channel-end, unit-check, and status-modifier status-bit combination, together with device end. When immediate retry cannot be performed, the presentation of device end is delayed until the control unit is prepared. When device end is presented alone, the previous command is transferred again. If device end is accompanied by status modifier, command retry is not performed, and the channel subsystem command-chains to the CCW following the one for which command retry was signaled (for information on status modifier, see the publication ESA/390 Common I/O-Device Commands, SA22-7204). When the channel subsystem is not capable of performing command retry due to an error condition, or when any status bit other than device end or device end and status modifier accompanies the requested command-retry initiation, the retry is suppressed, and the subchannel becomes status pending. The SCSW stored by TEST SUBCHANNEL contains the status provided by the I/O device.

Programming Note: The following possible results of a command retry must be anticipated by the program:

- A CCW containing a PCI may, if retried because of command retry, cause multiple PCI interruptions to occur.
- If a CCW used in an operation is changed before that operation has been successfully completed, the results are unpredictable.

Concluding I/O Operations before Initiation

Subsequent to the execution of START SUB-CHANNEL or RESUME SUBCHANNEL and before the first command is accepted, the start function can be ended at the subchannel by CANCEL SUBCHANNEL (if the instruction is installed), CLEAR SUBCHANNEL, or HALT SUB-If the I/O operation is ended by CHANNEL. CANCEL SUBCHANNEL, there is no subsequent interruption condition from the I/O operation, and the subchannel is available for the initiation of another start function. However, the device may have signaled a busy condition while the canceled operation was start pending. In this case, the device owes a no-longer-busy signal to the channel subsystem. This may result in unsolicited device-end status before the next operation is initiated at the device. (See also "Clear Function" on page 15-13 and "Halt Function" on page 15-14.)

Concluding I/O Operations during Initiation

After the designated subchannel has been determined to be in a state such that START SUB-CHANNEL can be executed, certain tests are performed on the validity of the information specified by the program and on the logical availability of the associated device. This testing occurs during or subsequent to the execution of START SUBCHANNEL and during command chaining and command retry.

A data-transfer operation is initiated at the subchannel and device only when no programming or equipment errors are detected by the channel subsystem and when the device responds with zero status during the initiation sequence. When the channel subsystem detects or the device signals any unusual condition during the initiation of an I/O operation, the command is said to be not accepted. In this case, the subchannel becomes status pending with primary, secondary, and alert status. Deferred condition code 1 is set, and the start-pending bit remains set to one.

Conditions that preclude the initiation of an I/O operation are detailed in the SCSW stored by TEST SUBCHANNEL. In this situation, the device is not started, no interruption conditions are generated subsequent to TEST SUBCHANNEL, and the

subchannel is idle. The device is immediately available for the initiation of another operation, provided the command was not rejected because of the busy or not-operational condition.

When an unusual condition causes a command to be not accepted during the initiation of an I/O operation by command chaining or command retry, an interruption condition is generated, and the subchannel becomes status pending with combinations of primary, secondary, and alert status as a function of the status signaled by the device. The status describing the condition remains at the subchannel until cleared by TEST SUBCHANNEL. The conditions are indicated to the program by means of the corresponding status bits in the SCSW. A path-not-operational condition recognized during command chaining is signaled to the program by means of an interface-control-check indication. The new I/O operation at the device is not started.

START SUBCHANNEL is executed independent of its associated device. Tests on most programspecified information, on device availability and unit status, and on most error conditions are performed subsequent to the execution of START SUBCHANNEL. When any conditions are detected that preclude the performance of the start function, an interruption condition is generated by the channel subsystem and placed at the subchannel, causing it to become status pending.

Immediate Conclusion of I/O **Operations**

During the initiation of an I/O operation, the device can accept the command and signal the channel-end condition immediately upon receipt of the command code. An I/O operation causing the channel-end condition to be signaled during the initiation sequence is called an immediate opera-Status generated by the device for the immediate command, when command chaining is not specified and command retry is not signaled, causes the subchannel to become status pending with combinations of primary, secondary, intermediate, and alert status as a result of information specified in the ORB and CCW and status presented by the device. If the immediate operation is the first operation of the channel program, deferred condition code 1 is set and accompanies the status indications. If intermediate status is indicated, the indication can occur only as a result of the CCW having the PCI flag set to one (see "Program-Controlled Interruption" on page 15-34).

Whenever command chaining is specified after an immediate operation and no unusual conditions have been detected during the operation, or when command retry occurs for an immediate operation, an interruption condition is not generated. The subsequent commands in the chain are handled normally, and, usually, the channel-end condition for the last CCW generates a primary interruption condition. If device end is signaled with channel end, a secondary interruption condition is also generated.

Whenever immediate completion of an I/O operation is signaled, no data has been transferred to or from the device, and the data address in the CCW is not checked for validity. If the subchannel is in the incorrect-length-suppression mode, incorrect length is not indicated to the program, and command chaining is performed when specified. If the subchannel is in the incorrect-lengthindication mode, incorrect length and command chaining are under control of the SLI and chaincommand flags. The conditions that cause the incorrect-length indication to be suppressed are summarized in Figure 15-6 on page 15-31.

Programming Note: I/O operations for which the entire operation is specified in the command code may be performed as immediate operations. Whether the command is executed as an immediate operation depends on the operation and type of device.

Concluding I/O Operations during **Data Transfer**

When the subchannel has been passed the contents of an ORB, the subchannel is said to be start pending. When the I/O operation has been initiated and the command has been accepted, the subchannel becomes subchannel-and-device active and remains in that state unless (1) the channel subsystem detects an equipment malfunction, (2) the operation is concluded by the execution of CLEAR SUBCHANNEL or HALT SUBCHANNEL, or (3) status that causes a primary interruption condition to be recognized (usually channel end) is accepted from the device. When command chaining and command retry are not specified or when chaining is suppressed

because of unusual conditions, the status that is recognized as primary status causes the operation at the subchannel to be concluded and an interruption condition to be generated. The status bits in the associated SCSW indicate primary status and the unusual conditions, if any. The device can present status that is recognized as primary status at any time after the initiation of the I/O operation, and the presentation of status may occur before any data has been transferred.

For operations not involving data transfer, the device normally controls the timing of the channel-end condition. The duration of data-transfer operations may be variable and may be controlled by the device or the channel subsystem.

Excluding equipment errors and the execution of the CLEAR SUBCHANNEL, HALT SUBCHANNEL, and RESET CHANNEL PATH instructions, the channel subsystem signals the device to conclude the performance of an I/O operation during data transfer whenever any of the following conditions occurs:

- The storage areas designated for the operation are exhausted or filled.
- A program-check condition is detected.
- A protection-check condition is detected.
- · A chaining-check condition is detected.
- A channel-control-check condition is detected that does not affect the control of the I/O operation.

The first of these conditions occurs when the channel subsystem has decremented the count to zero in the last CCW associated with the operation. A count of zero indicates that the channel subsystem has transferred all information specified by the I/O operation. The other four conditions are due to errors and cause premature conclusion of data transfer. In either case, the conclusion is signaled in response to a service request from the device and causes data transfer to cease. If the device has no blocks defined for the operation (such as writing on magnetic tape), it concludes the operation and presents channel-end status.

The device can control the duration of an operation and the timing of channel end by blocking of data. On certain operations for which blocks are defined (such as reading on magnetic tape), the

device does not present channel-end status until the end of the block is reached, regardless of whether the device has been previously signaled to conclude data transfer.

Checking for the validity of the data address is performed only as data is transferred to or from main storage. When the initial data address in the CCW is invalid, no data is transferred during the operation, and the device is signaled to conclude the operation in response to the first service request. On writing, devices such as magnetictape units request the first byte of data before any mechanical motion is started, and, if the initial data address is invalid, the operation is terminated by the channel subsystem before the recording medium has been advanced. However, since the operation has been initiated at the device, the device presents channel-end status, causing the channel subsystem to recognize a primary interruption condition. Subsequently, the device also presents device-end status, causing the channel subsystem to recognize a secondary interruption condition. Whether a block at the device is advanced when no data is transferred depends on the type of device.

When command chaining takes place, the subchannel is in the subchannel-and-device-active state from the time the first I/O operation is initiated at the device until the device presents channel-end status for the last I/O operation of the chain. The subchannel remains in the device-active state until the device presents the device-end status for the last I/O operation of the chain.

Any unusual conditions cause command chaining to be suppressed and a primary interruption condition to be generated. The unusual conditions can be detected by either the channel subsystem or the device, and the device can provide the indications with channel end, control unit end, or When the channel subsystem is device end. aware of the unusual condition by the time the channel-end status for the operation is accepted, the chain is ended as if the operation during which the condition occurred were the last operation of the chain. The device-end status is recognized as a secondary interruption condition whether presented together with the channel-end status or separately. If the device presents unit check or unit exception together with either control unit end or device end as status that causes the channel

subsystem to recognize the primary interruption condition, then the subchannel-and-device-active state of the subchannel is terminated, and the subchannel is made status pending with primary, secondary, and alert status. Intermediate status may also be indicated if an intermediate interruption condition previously existed at the subchannel for the initial-status-interruption condition or the PCI condition and that condition still remains pending at the subchannel. channel-end status that was presented to the channel subsystem previously when command chaining was signaled is not made available to the program.

Channel-Path-Reset Function

Subsequent to the execution of RESET CHANNEL PATH, the channel-path-reset function is performed. The performance of the function consists of: (1) issuing the reset signal on the designated channel path and (2) causing a channel report to be made pending, indicating the completion of the channel-path-reset function.

Channel-Path-Reset-Function Signaling

The channel subsystem issues the reset signal on the designated channel path. As part of this operation, the following actions are taken:

- 1. All internal indications associated with controlunit-busy, device-busy, and allegiance conditions for the designated channel path are reset. These indications are reset at all subchannels that have access to the designated channel path. The reset function has no other effect on subchannels, including those having I/O operations in progress.
- 2. If the channel path fails to respond properly to the reset signal (see "I/O-System Reset" on page 17-11 for a detailed description) or, because of a malfunction, the reset signal could not be issued, the channel path is made physically not available at each applicable subchannel.
- 3. If an I/O operation is in progress at the device and the device is actively communicating on the channel path in the peformance of that I/O operation when the reset signal is received on that channel path, the I/O operation is reset,

- and the control unit and device immediately terminate current communication with the channel subsystem. (To avoid possible misinterpretation of unsolicited device-end status, programming measures can be taken as described in programming note 2 page 15-45.)
- 4. If an I/O operation is in progress in the multipath mode at the device and the device is not currently communicating over the channel path in the performance of that I/O operation when the reset signal is received, then the I/O operation may or may not be reset depending on whether another channel path is available for selection in the same multipath group for the device. If there is at least one other channel path in the multipath group for the device that is available for selection, the I/O operation is not reset. However, the channel path on which the system reset is received is removed from the current set of channel paths that form the multipath group. If the channel path on which the reset signal is received is the only channel path of a multipath group, or if the device is operating in the single-path mode, the I/O operation is reset.
- 5. The channel-path-reset function causes I/O operations to be terminated at the device as described above; however, I/O operations are never terminated at the subchannel by the channel-path-reset function.

If an I/O operation is in progress at the subchannel and the channel path designated for the performance of the channel-path-reset function is being used for that I/O operation, the subchannel may or may not accurately reflect the progress of the I/O operation up to that instant. The subchannel remains in the state that exists at the time the channel-path-reset function is performed until the state is changed because of some action taken by the program or by the device.

Channel-Path-Reset-Function-Completion Signaling

After the reset signal has been issued and an attempt has been made to issue the reset signal. or after it has been determined that the reset signal cannot be issued, the channel-path-reset function is completed. (See "Reset Signal" on page 17-10.)

As a result of the channel-path-reset function being performed, a channel report is made pending (see "Channel-Subsystem Recovery" on page 17-18) to report the results. If the channel path responds properly to the system-reset signal, the channel report indicates that the channel path has been initialized and is physically available for use. If the reset signal was issued but either the channel path failed to respond properly or the channel path was already not physically available at each subchannel having access to the channel path, the channel report indicates that the channel path has been initialized but is not physically available for use. If, because of a malfunction or because the designated channel path is not in the configuration, the reset signal could not be issued, the channel report indicates that the channel path has not been initialized and is not physically available for use.

Programming Notes:

 If an I/O operation is in progress in the multipath mode when the channel-path-reset function is performed on a channel path of the multipath group, it is possible for the I/O operation to be continued on a remaining channel path of the group.

- 2. When the performance of the channel-pathreset function causes the I/O operation at the device to be reset, unsolicited device-end status presented by the device, if any, may be erroneously interpreted by the channel subsystem to be chaining status and thus cause the channel subsystem to continue the chain of commands. If this situation occurs, then the device-end status is not made available to the program, and the device is selected again by the channel subsystem; however, the device may interpret the initiation sequence as the beginning of a new channel program instead of as command chaining. This possibility can be avoided by issuing CLEAR SUB-CHANNEL HALT SUBCHANNEL. designating the affected subchannels, prior to issuing RESET CHANNEL PATH.
- 3. The performance of the channel-path-reset function may, on some models, cause overruns to occur on other channel paths.
- 4. Even though reset is signaled on the designated channel path, allegiances to that channel path by one or more devices may not have been reset because of a malfunction at a control unit or a malfunction at the physical channel path to the control unit.

Chapter 16. I/O Interruptions

Interruption Conditions 16-2	Status Control (SC)	16-16
Intermediate Interruption Condition 16-4	CCW-Address Field	16-18
Primary Interruption Condition 16-4	Device-Status Field	16-23
Secondary Interruption Condition 16-4	Subchannel-Status Field	16-23
Alert Interruption Condition 16-4	Program-Controlled Interruption	16-23
Priority of Interruptions 16-4	Incorrect Length	16-23
Interruption Action	Program Check	16-24
Interruption-Response Block 16-6	Protection Check	16-26
Subchannel-Status Word 16-6	Channel-Data Check	16-26
Subchannel Key 16-8	Channel-Control Check	16-27
Suspend Control (S)	Interface-Control Check	16-28
Extended-Status-Word Format (L) 16-8	Chaining Check	16-29
Deferred Condition Code (CC) 16-8	Count Field	16-29
Format (F) 16-10	Extended-Status Word	16-32
Prefetch (P) 16-10	Extended-Status Format 0	16-32
Initial-Status-Interruption Control (I) 16-11	Subchannel Logout	16-32
Address-Limit-Checking Control (A) . 16-11	Extended-Report Word	16-36
Suppress-Suspended Interruption (U) .16-11	Failing-Storage Address	16-37
Subchannel-Control Field 16-11	Secondary-CCW Address	16-38
Zero Condition Code (Z) 16-11	Extended-Status Format 1	16-38
Extended Control (E) 16-11	Extended-Status Format 2	16-38
Path Not Operational (N) 16-12	Extended-Status Format 3	16-39
Function Control (FC) 16-12	Extended-Control Word	16-40
Activity Control (AC) 16-13		

When an I/O operation or sequence of I/O operations initiated by the execution of START SUB-CHANNEL is ended, the channel subsystem and the device generate status conditions. The generation of these conditions can be brought to the attention of the program by means of an I/O interruption or by means of the execution of the TEST PENDING INTERRUPTION instruction. certain abnormal situations, these conditions can be brought to the attention of the program by means of a machine-check interruption. "Channel-Subsystem Recovery" on page 17-18 for details.) The status conditions, as well as an address and a count indicating the extent of the operation sequence, are presented to the program in the form of a subchannel-status word (SCSW). The SCSW is stored in an interruption-response block (IRB) during the execution of TEST SUB-CHANNEL.

Normally an I/O operation is being performed until the device signals primary interruption status. Primary interruption status can be signaled during initiation of an I/O operation, or later. An I/O operation can be terminated by the channel subsystem performing a clear or halt function when it detects an equipment malfunction, a program check, a chaining check, a protection check, or an incorrect-length condition, or by performing a clear, halt, or channel-path-reset function as a result of the execution of CLEAR SUBCHANNEL, HALT SUBCHANNEL, or RESET CHANNEL PATH, respectively.

I/O interruptions provide a means for the CPU to change its state in response to conditions that occur at I/O devices or subchannels. These conditions can be caused by the program, by the channel subsystem, or by an external event at the device.

© Copyright IBM Corp. 1990-2001 16-1

Interruption Conditions

The conditions causing requests for I/O interruptions to be initiated are called I/O-interruption When an interruption condition is recognized by the channel subsystem, it is indicated at the appropriate subchannel. The subchannel is then said to be status pending. The subchannel becoming status pending causes the channel subsystem to generate an I/O-interruption An I/O-interruption request can be request. brought to the attention of the program only once.

An I/O-interruption request remains pending until it is accepted by a CPU in the configuration, is withdrawn by the channel subsystem, or is cleared by means of the execution of TEST PENDING INTERRUPTION. SUBCHANNEL, TEST CLEAR SUBCHANNEL, or by means of subsystem reset. When a CPU accepts an interruption request and stores the associated interruption code, the interruption request is cleared. Alternatively, an I/O-interruption request can be cleared by means of the execution of TEST PENDING INTERRUPTION. In either case, the subchannel remains status pending until the associated interruption condition is cleared when TEST SUBCHANNEL or CLEAR SUBCHANNEL is executed or when the subchannel is reset.

An I/O-interruption condition is normally cleared by means of the execution of TEST SUBCHANNEL. If TEST SUBCHANNEL is executed, designating a subchannel that has an I/O-interruption request pending, both the interruption request and the interruption condition at the subchannel are cleared. The interruption request and the interruption condition can also be cleared by CLEAR SUBCHANNEL.

A device-end status condition generated by the I/O device and presented following the conclusion of the last I/O operation of a start function is reset at the subchannel by the channel subsystem without generating an I/O-interruption condition or I/O-interruption request if the subchannel is currently start pending and if the status contains device end either alone or accompanied by control unit end. If any other status bits accompany the device-end status bit, then the channel subsystem generates an I/O-interruption request with deferred condition code 1 indicated.

When an I/O operation is terminated because of an unusual condition detected by the channel subsystem during the command-initiation sequence, status describing the interruption condition is placed at the subchannel, causing it to become status pending. If the unusual condition is detected by the device, the device-status field of the associated SCSW identifies the condition.

When command chaining takes place, the generation of status by the device does not cause an interruption, and the status is not made available to the program.

When the channel subsystem detects any of the following interruption conditions, it initiates a request for an I/O interruption without necessarily communicating with, or having received the status byte from, the device:

- · A programming error associated with the contents of the ORB passed to the subchannel by the previous execution of START SUB-CHANNEL
- A suspend flag set to one in the first CCW fetched that initiates channel-program execution for either START SUBCHANNEL or RESUME SUBCHANNEL, and suppress suspended interruption not specified in the ORB
- A programming error associated with the first CCW or first IDAW

These interruption conditions from the subchannel, except for the suspended condition, can be accompanied by other subchannel-status indications, but the device-status indications are all stored as zeros.

The channel subsystem issues the clear signal to the device when status containing unit check is presented to a subchannel that is disabled or when the device is not associated with any subchannel. However, if the presented status does not contain unit check, the status is accepted by the channel subsystem and discarded without causing the subchannel to become status pending.

An interruption condition caused by the device may be accompanied by multiple device-status conditions. Furthermore, more than one interruption condition associated with the same device can be accepted by the channel subsystem without an intervening I/O interruption. As an

example, when the channel-end condition is not cleared at the device by the time device end is generated, both conditions may be cleared at the device concurrently and indicated in the SCSW together. Alternatively, channel-end status may have been previously accepted at the subchannel, and an I/O interruption may have occurred; however, the associated status-pending condition may not have been cleared by TEST SUB-CHANNEL by the time device-end status was accepted at the subchannel. In this situation, the device-end status may be merged with the channel-end status without causing an additional I/O interruption. Whether an interruption condition may be merged at the subchannel with other existing interruption conditions depends upon whether the interruption condition is unsolicited or solicited.

Unsolicited Interruption Condition: An unsolicited interruption condition is any interruption condition that is unrelated to the performance of a clear, halt, resume, or start function. An unsolicited interruption condition is identified at the subchannel as alert status. An unsolicited interruption condition can be generated only when the subchannel is not device active.

The subchannel and device status associated with an unsolicited interruption condition is never merged with that of any currently existing interruption condition. If the subchannel is currently status pending, the unsolicited interruption condition is held in abeyance in either the channel subsystem or the device, as appropriate, until the status-pending condition has been cleared. Whenever the subchannel is idle and zero status is presented by the device, the status is discarded.

Solicited Interruption Condition: A solicited interruption condition is any interruption condition generated as a direct consequence of performing or attempting to perform a clear, halt, resume, or Solicited interruption conditions start function. include any interruption condition generated while the subchannel is either subchannel-and-device active or device active. The subchannel and device status associated with a solicited interruption condition may be merged at the subchannel with that of another currently existing solicited interruption condition. Figure 16-1 describes the interruption condition that results from any combination of bits in the status-control field of the SCSW.

Status-Control Field	Status-Control-Bit Combinations															
Alert Primary Secondary Intermediate Status pending	1 0 0 0 1	1 1 0 0 1	1 1 1 0 1	1 1 1 1 1	1 1 0 1	1 0 1 0 1	1 0 1 1	1 0 0 1 1	0 1 0 0 1	0 1 1 0 1	0 1 1 1 1	0 1 0 1 1	0 0 1 0 1	0 0 1 1 1	0 0 0 1 1	0 0 0 0 1
Resulting interrup- tion condition	Е	S	S	S	S	S	-	S	S	S	S	S	S	-	S	S

Explanation:

- Combination does not occur.
- E Unsolicited or solicited interruption condition.
- S Solicited interruption condition.
- O Indicates the bit stored as zero.
- 1 Indicates the bit stored as one.

Figure 16-1. Interruption Condition for Status-Control-Bit Combinations

Intermediate Interruption Condition

An intermediate interruption condition is a solicited interruption condition that indicates that an event has occured for which the program had previously requested notification. An intermediate interruption condition is described by solicited subchannel status. the Ζ bit. subchannel-suspended condition, or any combination of the three. An intermediate interruption condition can occur only after it has been requested by the program through the use of flags in the ORB or a CCW. Depending on the state of the subchannel, the performance or suspension of the I/O operation continues, unaffected by the setting of the intermediate-status bit.

An intermediate interruption condition can be indicated only together with one of the following indications:

- 1. Subchannel active
- 2. Status pending with primary status alone
- 3. Status pending with primary status together with alert status or secondary status or both
- 4. Suspended

If only the intermediate-status bit and the statuspending bit of the status-control field are ones during the execution of TEST SUBCHANNEL, the device-status field is zero.

Primary Interruption Condition

A primary interruption condition is a solicited interruption condition that indicates the performance of the start function is completed at the subchannel. A primary interruption condition is described by the SCSW stored as a result of the execution of TEST SUBCHANNEL while the subchannel is status pending with primary status. primary interruption condition is indicated at the subchannel, the channel subsystem is no longer actively participating in the I/O operation by transferring commands or data. When a subchannel is status pending with a primary interruption condition, the execution of any of the following instructions results in the setting of a nonzero condition code: HALT SUBCHANNEL, MODIFY SUB-CHANNEL, RESUME SUBCHANNEL, and START SUBCHANNEL. Once the primary interruption condition is cleared by the execution of TEST SUBCHANNEL, the subchannel accepts the START SUBCHANNEL instruction. (See "START SUBCHANNEL" on page 14-14.)

Secondary Interruption Condition

A secondary interruption condition is a solicited interruption condition that normally indicates the completion of an I/O operation at the device. A secondary interruption condition is also generated by the channel subsystem if the start function is terminated because a solicited alert interruption condition is recognized prior to initiating the first I/O operation at the device. A secondary interruption condition is described by the SCSW stored as a result of the execution of TEST SUB-CHANNEL while the subchannel is status pending with secondary status. Once the channel subsystem has accepted status from the device that causes a secondary nterruption condition to be recognized, the start function is completed at the device.

Alert Interruption Condition

An alert interruption condition is either a solicited interruption condition that indicates the occurrence of an unusual condition in a halt, resume, or start function or an unsolicited interruption condition that describes a condition unrelated to the performance of a halt, resume, or start function. An alert interruption condition is described by the SCSW stored as a result of the execution of TEST SUBCHANNEL while the subchannel is status pending with alert status. An alert interruption condition may be generated by either the channel subsystem or the device. Nonzero alert status is always brought to the attention of the program.

Priority of Interruptions

All requests for an I/O interruption are asynchronous to any activity in any CPU, and interruption requests associated with more than one subchannel can exist at the same time. The priority of interruptions is controlled by two types of mechanisms -- one establishes within the channel subsystem the priority among interruption requests from subchannels associated with the same I/O-interruption subclass, and another establishes within a given CPU the priority among requests from subchannels of different I/O-interruption subclasses. The channel subsystem requests an I/O interruption only after it has established priority among requests from its subchannels. The conditions responsible for the requests are preserved at the subchannels until cleared by a CPU's execution of TEST SUBCHANNEL or CLEAR SUBCHANNEL or until I/O-system reset is performed.

The assignment of priority among requests for interruption from subchannels of the same I/O-interruption subclass is in the order that the need for interruption is recognized by the channel subsystem. The order of recognition by the channel subsystem is a function of the type of interruption condition and the type of channel path.

The assignment of priority among requests for interruption from subchannels of different I/O-interruption subclasses is made by the CPU according to the numerical value of the I/O-interruption-subclass codes (with zero having highest priority), in conjunction I/O-interruption-subclass mask in control register 6. The numerical value of the I/O-interruptionsubclass code directly corresponds to the bit position in the I/O-interruption-subclass mask in control register 6 of a CPU. If, in any CPU, an I/O-interruption-subclass-mask bit is zero, then all subchannels having an I/O-interruption-subclass code numerically equal to the associated position in the mask register are said to be masked off in the respective CPU. Therefore, a CPU accepts the highest-priority I/O-interruption request from a subchannel that has the lowest-numbered I/O-interruption subclass code that is not masked off by a corresponding bit in control register 6 of that CPU. When the highest-priority interruption request is accepted by a CPU, it is cleared so that the interruption request is not accepted by any other CPU in the configuration.

The priority of interruption handling can be modified by the execution of either TEST SUB-CHANNEL or CLEAR SUBCHANNEL. When either of these instructions is executed and the designated subchannel has an interruption request pending, that interruption request is cleared, without regard to any previous established priority. The relative priority of the remaining interruption requests is unchanged.

Programming Notes:

1. The I/O-interruption subclass mask is in control register 6, which has the following format:



Control register 6 is set to all zeros during initial CPU reset.

Interruption Action

An I/O interruption can occur only when the I/O-interruption-subclass-mask bit associated with the subchannel is one and the CPU is enabled for I/O interruptions.


The interruption occurs at the completion of a unit of operation (see "Point of Interruption" on page 5-20). If the channel subsystem establishes the priority among requests for interruption from subchannels while the CPU is disabled for I/O interruptions, the interruption occurs immediately after the completion of the instruction enabling the CPU and before the next instruction is executed, provided that the I/O-interruption subclass-mask bit associated with the subchannel is one. Alternatively, if the channel subsystem establishes the priority among requests for interruption from subchannels while the I/O-interruption-subclass-mask bit is zero for each subchannel that is status pending, the interruption occurs immediately after the completion of the instruction that sets at least one of the I/O-interruption-subclass-mask bits to one, provided that the CPU is also enabled for I/O interruptions. This interruption is associated with the highest-priority I/O-interruption request, as established by the CPU.

If the channel subsystem has not established the priority among requests for interruption from the subchannels by the time the interruption is allowed, the interruption does not necessarily occur immediately after the completion of the instruction enabling the CPU. A delay can occur regardless of how long the interruption condition has existed at the subchannel.

The interruption causes the current PSW to be stored as the input/output old PSW at real

I locations 368-383 and causes the I/O-interruption code associated with the interruption to be stored at real locations 184-195 of the CPU allowing the I interruption. Subsequently, a new input/output I PSW is loaded from real locations 496-511, and processing resumes in the CPU state indicated by that PSW. The subchannel causing the interruption is identified by the interruption code.


The I/O-interruption code has the following format when it is stored. The code is described in "TEST PENDING INTERRUPTION" on page 14-18.



Programming Note: The I/O-interruption subclass code for all subchannels is set to zero by I/O-system reset. It may be set to any of the values 0-7 by the execution of MODIFY SUB-CHANNEL. (The operation of the instruction is described in "MODIFY SUBCHANNEL" on page 14-7.)

Interruption-Response Block

The interruption-response block (IRB) is the operand of TEST SUBCHANNEL. The two rightmost bits of the IRB address are zeros, designating the IRB on a word boundary. The IRB contains three major fields: the subchannel-status word, the extended-status word. and the extended-control word. The format of the IRB is as follows:



length of the subchannel-status extended-status words is 12 bytes and 20 bytes, respectively. The length of the extended-control word is 32 bytes. When the extended-control bit, bit 14 of word 0 of the SCSW, is zero, words 8-15 of the interruption-response block may or may not be stored.

Subchannel-Status Word

The subchannel-status word (SCSW) provides to the program indications describing the status of a subchannel and its associated device. If performance of a halt, resume, or start function has occurred, the SCSW may describe the conditions under which the operation was concluded.

The SCSW is stored when TEST SUBCHANNEL is executed and the designated subchannel is operational. The SCSW is placed in words 0-2 of the IRB that is designated as the TEST SUB-CHANNEL operand. When STORE SUB-CHANNEL is executed, the SCSW is stored in words 7-9 of the subchannel-information block (described in "Subchannel-Information Block" on page 15-1). Figure 16-2 on page 16-7 shows the format of the SCSW and summarizes its contents.




Figure 16-2. SCSW Format

The contents of the subchannel-status word (SCSW) depend on the state of the subchannel when the SCSW is stored. Depending on the state of the subchannel and the device, the specific fields of the SCSW may contain (1) informa-

tion pertaining to the last operation, (2) information unrelated to the performance of an operation, (3) zeros, or (4) meaningless values. The following descriptions indicate when an SCSW field contains meaningful information.

Subchannel Key

When the start-function bit, bit 17 of word 0, is one, bit positions 0-3 of word 0 contain the access key used during performance of the associated start function. These bits are identical with the key specified in bit positions 0-3 of word 1 of the The subchannel key is meaningful only when the start-function bit, bit 17 of word 0, is one.

Suspend Control (S)

When the start-function bit, bit 17 of word 0, is one, bit 4 of word 0, when one, indicates that the suspend function can be initiated at the subchannel. Bit 4 is meaningful only when bit 17 is one. If bit 17 is one and bit 4 is one, channelprogram execution can be suspended if the channel subsystem recognizes an S flag set to one in a CCW. If bit 4 is zero, channel-program execution cannot be suspended, and, if an S flag set to one in a CCW is encountered, a programcheck condition is recognized.

Extended-Status-Word Format (L)

When the status-pending bit, bit 31 of word 0, is one, bit 5 of word 0, when one, indicates that a format-0 ESW has been stored. A format-0 ESW is stored when an interruption condition containing any of the following indications is cleared by TEST SUBCHANNEL:

Channel-data check Channel-control check Interface-control check Measurement-block-program check Measurement-block-data check Measurement-block-protection check Path verification required Authorization check

The extended-status-word-format bit is meaningful whenever the subchannel is status pending. The extended-status information that is used to form a format-0 ESW is cleared at the subchannel by TEST SUBCHANNEL or CLEAR SUBCHANNEL.

Deferred Condition Code (CC)

When the start-function bit, bit 17 of word 0, is one and the status-pending bit, bit 31 of word 0, is also one, bits 6 and 7 of word 0 indicate the general reason that the subchannel was status pending when TEST SUBCHANNEL or STORE SUBCHANNEL was executed. The deferred condition code is meaningful when the subchannel is status pending with any combination of status and only when the start-function bit of the functioncontrol field in the SCSW is one. The meaning of the deferred condition code for each value when the subchannel is status pending is given in Figure 16-3 on page 16-10.

The deferred condition code, if not zero, is used to indicate whether conditions have been encountered that preclude the subchannel becoming subchannel-and-device active while the subchannel is either start pending or suspended.

Deferred Condition Code 0: A normal I/O interruption has taken place.

Deferred Condition Code 1: Status is present in the SCSW that was presented by the associated device or generated by the channel subsystem subsequent to the setting of condition code 0 for SUBCHANNEL or RESUME SUB-START CHANNEL. If only the alert-status bit and the status-pending bit of the status-control field of the SCSW are ones, the status present is not related to the execution of a channel program. If the intermediate-status bit, the primary-status bit, or both are ones, then the status is related to the execution of the channel program specified by the most recently executed START SUBCHANNEL instruction or implied by the most recently executed RESUME SUBCHANNEL instruction. (See "Immediate Conclusion of I/O Operations" on page 15-42.) If the secondary-status bit is one and the primary-status bit is zero, the status present is related to the channel program specified by the START SUBCHANNEL instruction or implied by the RESUME SUBCHANNEL instruction that preceded the most recently executed START SUBCHANNEL instruction.

Deferred Condition Code 2: This code does not occur and is reserved for future use.

Deferred Condition Code 3: An attempted device selection has occurred, and the device appeared not operational on all of the channel paths that were available for selection of the device.

A device appears not operational when it does not respond to a selection attempt by the channel subsystem. This occurs when the control unit is not provided in the system, when power is off in the control unit, or when the control unit has been

logically switched off the channel path. The notoperational state is also indicated when the control unit is provided and is capable of attaching the device, but the device has not been installed and the control unit is not designed to recognize the device being selected as one of its attached devices. (See also "I/O Addressing" on page 13-5.)

A deferred condition code 3 also can be set by the channel subsystem if no channel paths to the device are available for selection. (See Figure 16-3 on page 16-10.)

Programming Notes:

1. If, during performance of a start function, the I/O device being selected is not installed or has been logically removed from the control unit, but the associated control unit is operational and the control unit recognizes the I/O device being selected as one of its I/O devices, the control unit, depending upon the model, either fails to recognize the address of the I/O device or considers the I/O device to be not ready. In the former case, a path-not-operational condition is recognized, subject to the setting of the path-operational mask. (See

- "Path-Operational Mask (POM)" on page 15-6.) In the latter case, the not-ready condition is indicated when the control unit responds to the selection and indicates unit check whenever the not-ready state precludes successful initiation of the operation at the I/O device. In this case, unit-check status is indicated in the SCSW, the subchannel becomes status pending with primary, secondary, and alert status, and with deferred condition code 1 indicated. (See the publication ESA/390 Common I/O-Device Commands, SA22-7204, for a description of unit-check status.) Refer to the System Library publication for the control unit to determine how the condition is indicated.
- 2. The deferred condition code is 1, and the status-control field contains the status-pending and intermediate-status bits or the status-pending, intermediate-status, and alert-status bits as ones when HALT SUBCHANNEL has been executed and the designated subchannel is suspended and status pending with intermediate status. If the alert-status bit is one, then subchannel-logout information was generated as a result of attempting to issue the halt signal to the device.

Bit 6	Bit 7	Status Control¹	Meaning
0	0	A I P S X A I P - X A - P S X A - P - X - I P S X - I P - X - I - X - P S X - P S X - P S X	Normal I/O interruption
0	1	A I P S X A I P - X A I X ² A - P S X A - P - X A S X A S X - I P S X - I P S X - I P - X - I P S X - I P - X - I X ² P S X P S X P S X S X ³ X ³ 2	Either an immediate operation, with chaining not specified, has ended normally, or the setting of some status condition precluded the initiation or resumption of a requested I/O operation at the device.
1	0	Reserved	Reserved
1	1	P S X - I P S X	The device is not operational on any available path or, if a dedicated-allegiance condition exists, the device is not operational on the path to which the dedicated allegiance is owed.

Explanation:

- Bit is zero.
- ¹ The allowed combinations of status-control-bit settings when the start-function bit is one in the function-control field.
- 2 The condition is encountered after the execution of HALT SUBCHANNEL when the subchannel is currently suspended.
- The condition is encountered after the execution of HALT SUBCHANNEL when the subchannel is currently start pending.
- Alert status.
- Intermediate status.
- Primary status.
- Secondary status.
- Status pending.

Figure 16-3. Deferred-Condition-Code Meaning for Status-Pending Subchannel

Format (F)

When the start-function bit, bit 17 of word 0, is one, bit 8 of word 0 indicates the format of the CCWs associated with an I/O operation. format bit is meaningful only when bit 17 is one. If bit 8 of word 0 is zero, format-0 CCWs are indicated. If it is one, format-1 CCWs are indicated. (See "Channel-Command Word" on page 15-26 for the description of the two CCW formats.)

Prefetch (P)

When the start-function bit, bit 17 of word 0, is one, bit 9 of word 0 indicates whether or not unlimited prefetching of CCWs, IDAWs, and associated data is allowed. The prefetch bit is meaningful only when bit 17 is one. If bit 9 is zero, prefetching of one CCW describing a data area is allowed during output-data-chaining operations

and is not allowed during any other operations. If bit 9 is one, unlimited prefetching of CCWs, IDAWs, and associated data is allowed. It is model dependent whether prefetching is actually performed for any or all of the CCWs, IDAWs, and associated data that comprise the channel program.

Initial-Status-Interruption Control (I)

When the start-function bit, bit 17 of word 0, is one, bit 10 of word 0, when one, indicates that the channel subsystem is to generate an intermediate interruption condition if the subchannel becomes subchannel active (see "Initial-Status-Interruption Control (I)" on page 15-23). Bit 10 of word 0, when zero, indicates that the subchannel becoming subchannel active is not to cause an intermediate interruption condition to be generated.

The program requests the intermediate interruption condition by means of the ORB. An I/O interruption that results from that request may be due to the channel subsystem performing either a start function or a resume function. (See "Zero Condition Code (Z)" for details of the indication given by the channel subsystem when the intermediate interruption condition is cleared by TEST SUBCHANNEL.)

Address-Limit-Checking Control (A)

When the start-function bit, bit 17 of word 0, is one, bit 11 of word 0, when one, indicates that the channel subsystem has been requested by the program to perform address-limit checking, subject to the setting of the limit mode at the subchannel (see "Address-Limit-Checking Control (A)" on page 15-24). The address-limit-checking-control bit is meaningful only when bit 17 is one.

Suppress-Suspended Interruption (U)

When the start-function bit, bit 17 of word 0, is one, bit 12 of word 0, when one, indicates that the channel subsystem has been requested by the program to suppress the generation of a subchannel-suspended interruption condition when the subchannel is suspended (see "Suppress-Suspended-Interruption Control (U)" on page 15-24). When bit 12 is zero, the channel subsystem generates an intermediate interruption condition whenever the subchannel is suspended during the execution of the associated channel

program. The suppress-suspended-interruption bit is meaningful only when bit 17 is one.

Subchannel-Control Field

The following subchannel-control-information descriptions apply to the subchannel-control field, bits 13-31 of word 0 of the SCSW.

Zero Condition Code (Z)

Bit 13 of word 0, when one, indicates that the subchannel has become subchannel active and the channel subsystem has recognized an initial-status-interruption condition at the subchannel. The Z bit is meaningful only when the intermediate-status bit, bit 28 of word 0, and the start-function bit, bit 17 of word 0, are both ones.

If the initial-status-interruption-control bit, bit 10 of word 1 of the ORB, is one when START SUB-CHANNEL is executed, then the subchannel becoming subchannel active causes the subchannel to be made status pending with intermediate status indicating the initial-status-interruption The initial-status-interruption condition remains at the subchannel until the intermediate interruption condition is cleared by the execution of TEST SUBCHANNEL or CLEAR SUBCHANNEL. If the initial-status-interruption-control bit of the ORB is zero when START SUBCHANNEL is executed, then the subchannel becoming subchannel active does not cause an intermediate interruption condition to be generated, and the initial-statusinterruption condition is not recognized.

Extended Control (E)

Bit 14 of word 0, when one, indicates that model-dependent information or concurrent-sense information is stored in the extended-control word (ECW). When bit 14 is zero, the contents of words 0-7 of the ECW, if stored, are unpredictable. The E bit is meaningful whenever the subchannel is status pending with alert status either alone or together with primary status, secondary status, or both.

Programming Note: During the execution of TEST SUBCHANNEL, the storing of words 0-7 of the ECW is a model-dependent function subject to the setting of bit 14 as described above. Therefore, the program should always provide sufficient storage to accommodate the storing of a 64-byte IRB.

Path Not Operational (N)

Bit 15 of word 0, when one, indicates that the N condition has been recognized by the channel subsystem. The N condition, in turn, indicates that one or more path-not-operational conditions have been recognized. The channel subsystem recognizes a path-not-operational condition when, during an attempted device selection in order to perform a clear, halt, resume, or start function, the device associated with the subchannel appears not operational on a channel path that is operational for the subchannel. A channel path is operational for the subchannel if the associated device appeared operational on that channel path the last time the channel subsystem attempted device selection in order to perform a clear, halt, resume, or start function. A channel path is not operational for the subchannel if the associated device appeared not operational on that channel path the last time the channel subsystem attempted device selection in order to perform a clear, halt, resume, or start function. A device appears to be operational on a channel path when the device responds to an attempted device selection.

The N bit is meaningful whenever the status-I control field contains any of the indications listed below and at least one basic I/O function is also indicated at the subchannel:

- · Status pending with any combination of primary, secondary, or alert status
- · Status pending alone
- · Status pending with intermediate status when the subchannel is also suspended

The N condition is reset whenever the execution of TEST SUBCHANNEL results in the setting of condition code 0 and the N bit is meaningful as described above.

Notes:

- 1. A path-not-operational condition does not imply a malfunctioning channel path. A malfunctioning channel path causes the generation of an error indication, such as interface-control check.
- 2. When a path-not-operational condition has been recognized and the subchannel subsequently becomes status pending with only intermediate status, the path-not-operational condition (a) continues to be recognized until the subchannel becomes status pending with

primary status or becomes suspended and is indicated by storing the path-notoperational bit as a one during the execution of TEST SUBCHANNEL. When a path-notoperational condition has been recognized and the channel-program execution subsequently becomes suspended, the path-notoperational condition does not remain pending if channel-program execution is subsequently resumed. Instead, the old indication is lost, and the path-not-operational indication, if any, pertains to the attempt by the channel subsystem to resume channel-program execution.

Function Control (FC)

The function-control field indicates the basic I/O functions that are indicated at the subchannel. This field may indicate the acceptance of as many as two functions. The function-control field is contained in bit positions 17-19 of the first word of the SCSW. The function-control field is meaningful at an installed subchannel whenever the subchannel is valid (see "Device Number Valid (V)" on page 15-4). The function-control field contains all zeros whenever both the activity- and statuscontrol fields contain all zeros. The meaning of the individual bits is as follows:

Start Function (Bit 17): When one, bit 17 indicates that a start function has been requested and is either pending or in progress at the subchannel. A start function is requested by the execution of START SUBCHANNEL. A start function is indicated at the subchannel when condition code 0 is set during the execution of START SUB-CHANNEL. The start-function indication is cleared at the subchannel when TEST SUBCHANNEL is executed and the subchannel is either status pending alone or status pending with any combination of alert, primary, or secondary status. The start-function indication is also cleared at the subchannel during the execution of CLEAR SUB-CHANNEL.

Halt Function (Bit 18): When one, bit 18 indicates that a halt function has been requested and is either pending or in progress at the subchannel. A halt function is requested by the execution of HALT SUBCHANNEL. A halt function is indicated at the subchannel when condition code 0 is set for HALT SUBCHANNEL. The halt-function indication is cleared at the subchannel when the next statuspending condition that occurs is cleared by the execution of TEST SUBCHANNEL. The next status-pending condition depends on the state of the subchannel when HALT SUBCHANNEL is executed. If the subchannel is subchannel active when HALT SUBCHANNEL is executed, then the next status-pending condition is status pending with at least primary status indicated. If the subchannel is device active when HALT SUB-CHANNEL executed, then is the next status-pending condition is status pending with at least secondary status indicated. If the subchannel is suspended and status pending with intermediate status when HALT SUBCHANNEL is executed, then the next status-pending condition is status pending with intermediate status. If the subchannel is idle when HALT SUBCHANNEL is executed, then the next status-pending condition is status pending alone. The halt-function indication is also cleared at the subchannel during the execution of CLEAR SUBCHANNEL. In normal operations, this function is indicated together with bit 17; that is, there is a start function either pending or in progress that is to be halted.

Clear Function (Bit 19): When one, bit 19 indicates that a clear function has been requested and is either pending or in progress at the subchannel. A clear function is requested by the execution of CLEAR SUBCHANNEL. A clear function is indicated at the subchannel when condition code 0 is set for CLEAR SUBCHANNEL (see "CLEAR SUBCHANNEL" on page 14-4). The clear-function indication is cleared at the subchannel when the resulting status-pending condition is cleared by TEST SUBCHANNEL.

Activity Control (AC)

The activity-control field is contained in bit positions 20-26 of the first word of the SCSW. This field indicates the current progress of a basic I/O function previously accepted at the subchannel. By using the contents of this field, the program can determine the degree of completion of the The activity-control field is basic I/O function. meaningful at an installed subchannel whenever the subchannel is valid (see "Device Number Valid (V)" on page 15-4). However, if an IFCC or CCC condition is detected during the performance of a basic I/O function and that function is indicated as pending, I/O operations may or may not have been performed at the device. The activity-control bits are defined as follows:

Bit Meaning

20 Resume pending

- 21 Start pending
- 22 Halt pending
- 23 Clear pending
- 24 Subchannel active
- 25 Device active
- 26 Suspended

When an SCSW is stored that has the statuspending bit of the status-control field zero and all zeros in the activity-control field, the subchannel is said to be idle or in the idle state.

Note: All conditions that are represented by the bits in the function-control field and by the resume-pending, start-pending, halt-pending, clear-pending, subchannel-active, and suspended bits in the activity-control field are reset at the subchannel when TEST SUBCHANNEL is executed and the subchannel is (1) status pending alone, (2) status pending with primary status, (3) status pending with alert status, or (4) status pending with intermediate status and is also suspended.

Resume-Pending (Bit 20): When one, bit 20 indicates that the subchannel is resume pending. The channel subsystem may or may not be in the process of performing the start function. The subchannel becomes resume pending when condition code 0 is set for RESUME SUBCHANNEL. The point at which the subchannel is no longer resume pending is a function of the subchannel state existing when the resume-pending condition is recognized and the state of the device if channel-program execution is resumed.

If the subchannel is in the suspended state when the resume-pending condition is recognized, the CCW that caused the suspension is refetched, the setting of the suspend flag is examined, and one of the following actions is taken by the channel subsystem:

- If the CCW suspend flag is one, the device is not selected, the subchannel is no longer resume pending, and the channel-program execution remains suspended.
- 2. If the CCW suspend flag is zero, the channel subsystem attempts to resume channel-program execution by performing a modified start function. The resumption of channel-program execution appears to the device as the initiation of a new channel-program execution. The resume function causes the channel subsystem to perform the pathmanagement operation as if a new start func-

tion were being initiated, using the ORB parameters previously passed to the subchannel by START SUBCHANNEL with the exception that the channel-program address is the address of the CCW that caused the suspension of the channel-program execution.

The subchannel remains resume pending when, during the performance of the start function, the channel subsystem (1) determines that it is not possible to attempt to initiate the I/O operation for the first command, (2) determines that an attempt to initiate the I/O operation for the first command does not result in the command being accepted, or (3) detects an IFCC or CCC condition and is unable to determine whether the first command has been accepted. (See "Start Function and Resume Function" οn page 15-17.)

The subchannel is no longer resume pending when any of the following events occurs:

- a. While performing the start function, the subchannel becomes subchannel-anddevice active or device active only, or the first command is accepted channel-end and device-end initial status and the CCW does not specify command chaining.
- b. CLEAR SUBCHANNEL is executed.
- c. TEST SUBCHANNEL clears any combination of primary, secondary, and alert status or clears the status-pending condition alone.
- d. TEST SUBCHANNEL clears intermediate status while the subchannel is suspended.
- e. CANCEL SUBCHANNEL is executed with a resulting condition code 0.

If the subchannel is not in the suspended state when the resume-pending condition is recognized, the CCW suspend flag of the most recently fetched CCW, if any, is examined, and one of the following actions is taken by the channel subsystem:

1. If a CCW has not been fetched or the suspend flag of the most recently fetched CCW is zero, the subchannel is no longer resume pending, and the resume function is not performed.

2. If the suspend flag of the most recently fetched CCW is one, the subchannel is no longer resume pending, and the CCW is The subchannel proceeds with refetched. channel-program execution if the suspend flag of the refetched CCW is zero. channel suspends channel-program execution if the suspend flag of the refetched CCW is one.

Some models recognize a resume-pending condition only after a CCW having an S flag validly set to one is fetched. Therefore, if a subchannel is resume pending and, during the execution of the channel program, no CCW is fetched that has an S flag validly set to one, the subchannel remains resume pending until the primary interruption condition is cleared by TEST SUBCHANNEL.

Start-Pending (Bit 21): When one, bit 21 indicates that the subchannel is start pending. The channel subsystem may or may not be in the process of performing the start function. The subchannel becomes start pending when condition code 0 is set for START SUBCHANNEL. The subchannel remains start pending when, during the performance of the start function, the channel subsystem (1) determines that it is not possible to attempt to initiate the I/O operation for the first command, (2) determines that an attempt to initiate the I/O operation for the first command does not result in the command being accepted, or (3) detects an IFCC or CCC condition and is unable to determine whether the first command (See "Start Function and has been accepted. Resume Function" on page 15-17.)

The subchannel becomes no longer start pending when any of the following occurs:

- 1. While performing the start function, the subchannel becomes subchannel-and-device active or device active only, or the first command is accepted with channel-end and device-end initial status and the CCW does not specify command chaining.
- 2. The subchannel becomes suspended because of a suspend flag validly set to one in the first CCW.
- 3. CLEAR SUBCHANNEL is executed.

1

4. TEST SUBCHANNEL clears any combination of primary, secondary, and alert status or clears the status-pending condition alone.

5. CANCEL SUBCHANNEL is executed with a resulting condition code 0.

Halt-Pending (Bit 22): When one, bit 22 indicates that the subchannel is halt pending. The channel subsystem may or may not be in the process of performing the halt function. The subchannel becomes halt pending when condition code 0 is set for HALT SUBCHANNEL. The subchannel remains halt pending when, during the performance of the halt function, the channel subsystem (1) determines that it is not possible to attempt to issue the halt signal to the device, (2) determines that the attempt to issue the halt signal to the device is not successful, or (3) detects an IFCC or CCC condition and is unable to determine whether the halt signal is issued to the device. (See "Halt Function" on page 15-14.)

The subchannel is no longer halt pending when any of the following occurs:

- 1. While performing the halt function, the channel subsystem determines that the halt signal has been issued to the device.
- 2. CLEAR SUBCHANNEL is executed.
- 3. TEST SUBCHANNEL clears any combination of primary, secondary, and alert status or clears the status-pending condition alone.
- 4. TEST SUBCHANNEL clears intermediate status while the subchannel is suspended.

Clear-Pending (Bit 23): When one, bit 23 indicates that the subchannel is clear pending. The channel subsystem may or may not be in the process of performing the clear function. The subchannel becomes clear pending when condition code 0 is set for CLEAR SUBCHANNEL. The subchannel remains clear pending when, during performance of the clear function, the channel subsystem (1) determines that it is not possible to attempt to issue the clear signal to the device, (2) determines that the attempt to issue the clear signal to the device is not successful, or (3) detects an IFCC or CCC condition and is unable to determine whether the clear signal is issued to the device. (See "Clear Function" on page 15-13.)

The subchannel is no longer clear pending when either of the following occurs:

- 1. While performing the clear function, the channel subsystem determines that the clear signal has been issued to the device.
- 2. TEST SUBCHANNEL clears the statuspending condition alone.

Subchannel Active (Bit 24): When one, bit 24 indicates that the subchannel is subchannel active. A subchannel is said to be subchannel active when an I/O operation is currently being performed at the subchannel. The subchannel becomes subchannel active when the first command is accepted and the start function or resume function is not immediately concluded at the subchannel. (See "Immediate Conclusion of I/O Operations" on page 15-42.) The subchannel is no longer subchannel active when any of the following occurs:

- 1. The subchannel becomes suspended.
- 2. The subchannel becomes status pending with primary status.
- 3. CLEAR SUBCHANNEL is executed.
- 4. The device appears not operational during performance of a halt function.

The subchannel does not become subchannel active during performance of the function specified by either a HALT SUBCHANNEL or a CLEAR SUBCHANNEL instruction.

Device Active (Bit 25): When one, bit 25 indicates that the subchannel is device active. A subchannel is said to be device active when an I/O operation is currently in progress at the associated device. The subchannel becomes device active when the first command is accepted. The subchannel is no longer device active when any of the following occurs:

- 1. The subchannel becomes suspended.
- 2. The subchannel becomes status pending with secondary status.
- 3. CLEAR SUBCHANNEL is executed.
- 4. The device appears not operational during performance of a halt function.

If the subchannel is not start pending or if the status accepted from the device also describes an alert condition, the subchannel becomes status pending with secondary status. After the status has been accepted from the device, the device is capable of accepting a command for performing a

new I/O operation. If the subchannel is start pending and the status is device end or device end with control unit end, then the channel subsystem discards the status and performs the start function for the new channel program. (See "Start Function and Resume Function" on page 15-17) In this situation, the subchannel does not become status pending with the secondary interruption condition, and the status is not made available to the program.

The subchannel does not become device active during performance of the functions specified by either a HALT SUBCHANNEL or a CLEAR SUB-CHANNEL instruction.

Suspended (Bit 26): When one, bit 26 indicates that the subchannel is suspended. A subchannel is said to be suspended when channel-program execution is currently suspended. The subchannel becomes suspended as part of the suspend function. (See "Suspension of Channel-Program Execution" on page 15-37.)

The subchannel is no longer suspended when any of the following occurs:

- 1. As part of the resume function following the execution of RESUME SUBCHANNEL when the subchannel becomes subchannel-anddevice active or device active only, or the first command is accepted for channel-end and device-end initial status, with or without status modifier, and the CCW does not specify command chaining.
- 2. CLEAR SUBCHANNEL is executed.
- 3. TEST SUBCHANNEL clears any combination of primary, secondary, and alert status or clears the status-pending condition alone.
- 4. TEST SUBCHANNEL clears intermediate status while the halt function is specified.
- 5. CANCEL SUBCHANNEL is executed with a resulting condition code 0.

Programming Note: When an SCSW is stored by STORE SUBCHANNEL or TEST SUB-CHANNEL following CLEAR SUBCHANNEL but prior to the subchannel becoming status pending, and the subchannel-active bit, bit 24 of word 0, is stored as zero, this does not mean that data transfer has stopped for the device. The program cannot determine whether data transfer has stopped until the subchannel becomes status pending as a result of performing the clear func-

Status Control (SC)

The status-control field is contained in bit positions 27-31 of the first word of the SCSW. This field provides the program with a summary-level indication of the interruption condition described by either subchannel or device status, the Z bit, or, in the case of the subchannel-suspended interruption, the suspended bit, bit 26. More than one summary indication may be signaled as a result of existing conditions at the subchannel. Whenever the subchannel is enabled (see "Enabled (E)" on page 15-2) and at least bit 31 is one, the subchannel is said to be status pending. Whenever the subchannel is disabled, the subchannel is not made status pending. Bit 31 of SCSW word 0 is meaningful at an installed subchannel whenever the subchannel is valid (see "Device Number Valid (V)" on page 15-4); bits 27-30 are meaningful when bit 31 is one. The status-control bits are defined as follows:

Alert Status (Bit 27): When one (and when the status-pending bit is also one), bit 27 indicates an alert interruption condition exists. In such a case, the subchannel is said to be status pending with An alert interruption condition is alert status. recognized when alert status is present at the subchannel. Alert status may be subchannel status or device status. Alert status is status generated by either the channel subsystem or the device under any of the following conditions:

- The subchannel is idle (activity-control bits) 20-26 and status-control bit 31 are zeros).
- The subchannel is start pending, and the status condition precludes initiation of the I/O operation.
- The subchannel is subchannel-and-device active, and the status condition has suppressed command chaining or would have suppressed command chaining if chaining had been specified (see "Chaining" page 15-30).
- The subchannel is subchannel-and-device active, command chaining is not specified, the execution of the channel program has just been concluded, and the status presented by the device is attempting to alter the sequential execution of commands (see the publication ESA/390 Common I/O-Device Commands,

SA22-7204, for more information on the use of status modifier to alter the sequential execution of commands).

- The subchannel is device active only, and the status presented by the device is other than device end, control unit end, or device end and control unit end.
- The subchannel is suspended (bit 26 is one).

If the subchannel is start pending when an alert interruption condition is recognized, the subchannel becomes status pending with alert status, deferred condition code 1 is set, the start-pending bit remains one, and the performance of the pending I/O operation is not initiated.

When TEST SUBCHANNEL is executed and stores an SCSW with the alert-status bit and the status-pending bit as ones in the IRB, the alert interruption condition is cleared at the subchannel. The alert interruption condition is also cleared during the execution of CLEAR SUBCHANNEL.

Whenever alert status is present at the subchannel, it is brought to the attention of the program. Examples of alert status include attention, device end (which signals a transition from the not-ready to the ready state), incorrect length, program check, and unit check.

Intermediate Status (Bit 28): When one (and when the status-pending bit is also one), bit 28 indicates an intermediate interruption condition exists. In such a case, the subchannel is said to be status pending with intermediate status. Intermediate status can be indicated when the Z bit (of the subchannel-control field), the suspended bit (of the activity-control field), or the PCI bit (of the subchannel-status field) is one.

When the initial-status-interruption-control bit is one in the ORB, the subchannel becomes status pending with intermediate status (the Z bit indicated) only after the subchannel is subchannel active. If the subchannel does not become subchannel active, the Z condition is not generated.

When suspend control is specified and the generation of an intermediate interruption condition due to suspension is not suppressed in the ORB, then the subchannel can become status pending with intermediate status due to suspension if a CCW becomes current that contains the suspend flag

set to one. When the suspend flag is specified in the first CCW of a channel program, channel-program execution is suspended, and the subchannel becomes status pending with intermediate status (the suspended bit indicated) before the command in the first CCW is transferred to the device. When the suspend flag is specified in a CCW fetched during command chaining, then channel-program execution is suspended, and the subchannel becomes status pending with intermediate status (the suspended bit is indicated), only after the execution of the preceding CCW is complete.

When the PCI flag is specified in a CCW, the generation of an intermediate interruption condition due to PCI depends on whether the CCW is the first CCW of the channel program. When the PCI flag is specified in the first CCW of a channel program, the subchannel becomes status pending with intermediate status (the PCI bit indicated) only after initial status is received for the first CCW of the channel program indicating the command has been accepted. When the PCI flag is specified in a CCW fetched while chaining, the subchannel becomes status pending with intermediate status (the PCI bit indicated) only after the execution of the preceding CCW is complete. If chaining occurs before an interruption condition containing PCI is cleared by TEST SUB-CHANNEL, the condition is carried over to the next CCW. This carry-over occurs during both data and command chaining, and, in either case, the condition is propagated through the transfer-inchannel command.

If the subchannel is status pending with intermediate status when HALT SUBCHANNEL is executed, the intermediate interruption condition remains at the subchannel, but the interruption request, if any, is withdrawn, and the subchannel becomes no longer status-pending. The subchannel remains no longer status pending until performance of the halt function has ended. The subchannel then becomes status pending with intermediate status indicated (possibly together with any combination of primary, secondary, and alert status).

When TEST SUBCHANNEL is executed and stores an SCSW with the intermediate-status bit and the status-pending bit as ones in the IRB, the intermediate interruption condition is cleared at the subchannel. The intermediate interruption condi-

tion is also cleared at the subchannel during the execution of CLEAR SUBCHANNEL.

Primary Status (Bit 29): When one (and when the status-pending bit is also one), bit 29 indicates a primary interruption condition exists. In such a case, the subchannel is said to be status pending with primary status. A primary interruption condition is a solicited interruption condition that indicates the completion of the start function at the subchannel. The primary interruption condition is described by the SCSW stored. When an I/O operation is terminated by HALT SUBCHANNEL but the halt signal is not issued to the device because the device appeared not operational, the subchannel is made status pending with primary status (and secondary status) with both the subchannel-status field and the device-status field set to zero.

When TEST SUBCHANNEL is executed and stores an SCSW with the primary-status bit and the status-pending bit as ones in the IRB, the primary interruption condition is cleared at the subchannel. The primary interruption condition is also cleared at the subchannel during the execution of CLEAR SUBCHANNEL.

Secondary Status (Bit 30): When one (and when the status-pending bit is also one), bit 30 indicates a secondary interruption condition exists. In such a case, the subchannel is said to be status pending with secondary status. A secondary interruption condition is a solicited interruption condition that normally indicates the completion of the I/O operation at the device. The secondary interruption condition is described by the SCSW stored.

When an I/O operation is terminated by HALT SUBCHANNEL but the halt signal is not issued to the device because the device appeared not operational, the subchannel is made status pending with secondary status (and primary status if the subchannel is also subchannel active) with zeros for subchannel and device status.

When TEST SUBCHANNEL is executed and stores an SCSW with the secondary-status bit as one in the IRB, the secondary interruption condition is cleared at the subchannel. The secondary interruption condition is also cleared at the subchannel during the execution of CLEAR SUB-CHANNEL.

Status-Pending (Bit 31): When one, bit 31 indicates that the subchannel is status pending and that information describing the cause of the interruption condition is available to the program. The subchannel becomes status pending whenever intermediate, primary, secondary, or alert status is generated. When HALT SUBCHANNEL is executed, designating a subchannel that is idle, the subchannel becomes status pending subsequent to performance of the halt function to notify the program that the halt function has been completed. When TEST SUBCHANNEL is executed, thus storing an SCSW with the status-pending bit as one in the IRB, the status-pending condition is cleared at the subchannel. The status-pending condition is also cleared at the subchannel during the execution of CLEAR SUBCHANNEL. When CLEAR SUBCHANNEL is executed and the designated subchannel is operational, the subchannel becomes status pending subsequent to performance of the clear function to notify the program that the clear function has been completed.

Note: The status-pending bit, in conjunction with the remaining bits of the status-control field, indicates the type of status condition. For example, if bits 29 and 31 are ones, the subchannel is status pending with primary status. Alternatively, if only bit 31 is one, then the subchannel is said to be status pending or status pending alone. If only bit 31 is one in the status-control field, the settings of all bits in the subchannel-status and device-status fields are unpredictable. If bit 31 is not one, then the remaining bits of the status-control field are not meaningful.

CCW-Address Field

Bits 1-31 of word 1 form an absolute address. The address indicated is a function of the subchannel state when the SCSW is stored, as indicated in Figure 16-4 on page 16-19. When the subchannel-status field indicates channel-control check, channel-data check, or interface-control check, the CCW-address field is usable for recovery purposes if the CCW-address fieldvalidity flag in the ESW is one.

Programming Note: When a CCW address, either detected in the channel-program address (see "Channel-Program Address" on page 15-25) or generated during chaining, would cause the channel subsystem to fetch a CCW from a location greater than 2²⁴ - 1 while format-0 CCWs are specified for the operation, the invalid address is stored in the CCW-address field of the SCSW without truncation. If the invalid address causes the channel subsystem, while chaining, to

fetch a CCW from a location greater than 2³¹ - 1 while format-1 CCWs are specified for the operation, the rightmost 31 bits of the invalid address are stored in the CCW-address field.

Subchannel State¹	CCW Address²
Start pending (UUUU0/AIPSX) ³	Unpredictable
Start pending and device active (UUUU0/AIPSX) ³	Unpredictable
Subchannel-and-device active (UUUU0/AIPSX) ³	Unpredictable
Device active only (UUUU0/AIPSX)	Unpredictable
Suspended (YYYYY/AIPSX) ³	See note 1
Status pending (10001/AIPSX) because of unsolicited alert status from the device while the subchannel was start pending ³	Channel-program address + 8
Status pending (OY111/AIPSX) because the device appeared not operational on all paths ³	Channel-program address + 8
Status pending (10011/AIPSX) because of solicited alert status from the device while the subchannel was start pending and device active ³	Channel-program address + 8
Status pending (10111/AIPSX) because of solicited alert status generated by the channel subsystem while the subchannel was start pending ³ or start pending and device active ³	See note 2
Status pending (01001/AIPSX) for the program- controlled-interruption condition while the subchannel was subchannel-and-device active ³	CCW + 8 of the CCW that contained the last recognized PCI, or 8 higher than a CCW that has subsequently become current
Status pending (01001/AIPSX) for the initial- status-interruption condition while the subchannel was subchannel-and-device active ³	CCW + 8 of the CCW causing the intermediate interruption condition, or a CCW that has subsequently become current
Status pending (1Y1Y1/AIPSX); termination occurred because of program check caused by one of the following conditions: ³	
Bit 24 of word 1 of the ORB set to one; incorrect-length-indication-suppression facility not installed	Channel-program address + 8
Unused bits in ORB not set to zeros	Channel-program address + 8
Invalid CCW-address specification in transfer in channel (TIC)	Address of TIC + 8
Invalid CCW-address specification in the channel-program address in the ORB	Channel-program address + 84

Figure 16-4 (Part 1 of 4). CCW Address as Function of Subchannel State

Subchannel State¹	CCW Address ²
Invalid CCW address in TIC	Address of TIC + 8
Invalid CCW address in the channel-program address in the ORB	Channel-program address + 84
Invalid CCW address while chaining	Invalid CCW address + 8
Invalid command code	Address of invalid CCW + 85
Invalid count	Address of invalid CCW + 85
Invalid IDAW-address specification	Address of invalid CCW + 85
Invalid IDAW address in a CCW	Address of invalid CCW + 85
Invalid IDAW address while sequentially fetching IDAWs	Address of current CCW + 8
Invalid data-address specification, format 1	Address of invalid CCW + 85
Invalid data address in a CCW	Address of invalid CCW + 85
Invalid data address while sequentially accessing storage	Address of current CCW + 8
Invalid data address in IDAW	Address of current CCW + 8
Invalid IDAW specification	Address of current CCW + 8
Invalid CCW, format 0 or 1, for a CCW other than a TIC	Address of invalid CCW + 8 ⁵
Invalid suspend flag — CCW fetched during data chaining has suspend flag set to one	Address of invalid CCW + 8
Invalid suspend flag — CCW has suspend flag set to one, but suspend control was not specified in the ORB	Address of invalid CCW + 8
Invalid CCW, format 1, for a TIC	Address of TIC + 8
Invalid sequence — two TICs	Address of second TIC + 8
Invalid sequence — 256 or more CCWs without data transfer	Address of 256th CCW + 8
Status pending (1Y1Y1/AIPSX); termination occurred because of protection check detected as follows: ³	
On a CCW access	Address of the protected CCW + 85
On data or an IDAW access	Address of current CCW + 8

Figure 16-4 (Part 2 of 4). CCW Address as Function of Subchannel State

Subchannel State¹	CCW Address ²				
Status pending (1Y1Y1/AIPSX); termination occurred because of chaining check ³	Address of current CCW + 8				
Status pending (YY1Y1/AIPSX); termination occurred under count control ³	Address of current CCW + 86				
Status pending (1Y1Y1/AIPSX); operation prematurely terminated by the device because of alert status ³	Address of current CCW + 86				
Status pending (YYYY1/AIPSX) after termination by HALT SUBCHANNEL and the activity-control-field bits indicated below set to ones:					
Status pending alone	Unpredictable				
Start pending ³	Unpredictable				
Device active and start pending ³	Unpredictable				
Device active	Unpredictable				
Subchannel active and device active ³	CCW + 8 of the last-executed CCW				
Suspended	CCW + 8 of CCW causing suspension				
Suspended and resume pending	Unpredictable				
Status pending (00001/AIPSX) after termination by CLEAR SUBCHANNEL	Unpredictable				
Status pending (YY1Y1/AIPSX); operation completed normally at the subchannel ³	CCW + 8 of the last-executed CCW ⁶				
Status pending (00011/AIPSX)	Unpredictable				
Status pending (10001/AIPSX)	Unpredictable				
Status pending (00001/AIPSX)	Unpredictable				
Status pending (1Y111/AIPSX); command chaining suppressed because of alert status other than channel-control check or interface-control check ³	Address of current CCW + 86				
Status pending (1YYY1/AIPSX) because of alert status for channel-control check or interface-control check ³	See note 36				
Status pending (1Y1Y1/AIPSX) because of channel-data check ³	Address of current CCW + 86				

Figure 16-4 (Part 3 of 4). CCW Address as Function of Subchannel State

Explanation:

- ¹ The meaning of the notation used in this column is as follows:
 - A Alert status
 - I Intermediate status
 - P Primary status
 - Secondary status
 - X Status pending

The possible combination of status-control-bit settings is shown to the left of the "/" symbol by the use of these symbols:

- $\boldsymbol{\theta}$ Corresponding condition is not indicated.
- Corresponding condition is indicated.
- Unpredictable. The corresponding condition is not meaningful when the subchannel is not status pending.
- The corresponding condition is not significant and is indicated as a function of the subchannel state.
- $^{2}\,$ A CCW becomes current when (1) it is the first CCW of a channel program and has been fetched, (2) while command chaining, the previous CCW is no longer current and the new CCW has been fetched, or (3) in the case of data chaining, the new CCW takes over control of the I/O operation (see the section "Data Chaining" in Chapter 15, "Basic I/O Functions"). If chaining is not specified or is suppressed, a CCW is no longer current and becomes the last-executed CCW $\,$ when secondary status has been accepted by the channel subsystem. During command chaining, a CCW is no longer current when device-end status has been accepted or, in the case of data chaining, when the last byte of data for that CCW has been accepted.
- The subchannel may also be resume pending.
- The stored address is the channel-program address (in the ORB) + 8 even though it is either invalid or protected.
- The stored address is the address of the current CCW + 8 even though it is either invalid or protected.
- Incorrect length is indicated as a function of the setting of the suppress-length-indication flag in the current CCW (see the section "Channel-Command Word" in Chapter 15, "Basic I/O Functions").

Notes:

- 1. Unless the subchannel is also resume pending, the address stored is the address of the CCW that caused suspension, plus 8. Otherwise, the address stored is unpredictable.
- 2. The address of the CCW is given as a function of the alert status indicated. For example, if a program-check or protection-check condition is recognized, the CCW address stored is the same as for the entry for program check or protection check, respectively, in this table. Alternatively, if alert status for interface-control check or channel-control check is indicated, the CCW address stored is either the channel-program address (in the ORB) + 8 or invalid as specified by the field-validity flags in the subchannel logout.
- 3. Bit 21 of the subchannel-logout information, when stored as one, indicates that the address is CCW + 8 of the last-fetched CCW if the command for the CCW has not been accepted by the device. If the command has been accepted by the device at the time the error condition is recognized, then the address stored is the address of the CCW + 8 of the last-executed CCW.

Figure 16-4 (Part 4 of 4). CCW Address as Function of Subchannel State

Device-Status Field

Device-status conditions are generated by the I/O device and are presented to the channel subsystem over the channel path. The timing and causes of these conditions for each type of device are specified in the System Library publication for the device. The device-status field is meaningful whenever the subchannel is status pending with any combination of primary, secondary, intermediate, or alert status. Whenever the subchannel is status pending with intermediate status alone, the device-status field is zero. When the subchannelstatus field indicates channel-control check. channel-data check, or interface-control check, the device-status field is usable for recovery purposes if the device-status field-validity flag in the ESW is one. When the subchannel is status pending with deferred condition code 3 indicated, the contents of the device-status field are not meaningful.

If, within a system, the I/O device is accessible from more than one channel path, status related to channel-subsystem-initiated operations in the single-path mode (solicited status) is signaled over the initiating channel path. Devices operating in the multipath mode may signal solicited status over any channel path that belongs to the same path group as the initiating channel path. The handling of conditions not associated with I/O operations (unsolicited alert status), such as attention, unit exception, and device end due to transition from the not-ready to the ready state, depends on the type of device and condition and is specified in the System Library publication for the device.

The channel subsystem does not modify the status bits received from the I/O device. These bits appear in the SCSW as received over the channel path. For more information on the status bits received from the I/O device, see the publication *ESA/390 Common I/O-Device Commands*, SA22-7204.

Subchannel-Status Field

Subchannel-status conditions are detected and indicated in the SCSW by the channel subsystem. Except for the conditions caused by equipment malfunctioning, they can occur only while the channel subsystem is involved with the performance of a halt, resume, or start function. The

subchannel-status field is meaningful whenever the subchannel is status pending with any combination of primary, secondary, intermediate, or alert status. Individual bits contained in the subchannel-status field may be unpredictable even when the subchannel-status field is meaningful. When the subchannel is status pending with deferred condition code 3 indicated, the contents of the subchannel-status field are not meaningful.

Program-Controlled Interruption

An intermediate interruption condition is generated after a CCW with the program-controlled-interruption (PCI) flag set to one becomes the current CCW. The I/O interruption due to the PCI flag may be delayed an unpredictable amount of time because of masking of the interruption request or other activity in the system. (See "Program-Controlled Interruption" on page 15-34.) When the channel subsystem recognizes an alert interruption condition due to either a channel-control-check condition or an interface-control-check condition, then any previously existing intermediate interruption condition caused by a PCI flag in a CCW may or may not be recognized by the channel subsystem.

Detection of the PCI condition does not affect the progress of the I/O operation.

Incorrect Length

Incorrect length occurs when the number of bytes contained in the storage areas assigned for the I/O operation is not equal to the number of bytes requested or offered by the I/O device. Incorrect length is indicated for one of the following reasons:

Long Block on Input: During a read, read-backward, or sense operation, the device attempted to transfer one or more bytes to main storage after the assigned main-storage areas were filled, or the device indicated that more data could have been transferred if the count had been larger. The extra bytes have not been placed in main storage. The count in the SCSW is zero.

Long Block on Output: During a write or control operation, the device requested one or more bytes from the channel subsystem after the assigned main-storage areas were exhausted, or the device indicated that more data could have been transferred if the count had been larger. The count in the SCSW is zero.

Short Block on Input: The number of bytes transferred during a read, read-backward, or sense operation is insufficient to fill the mainstorage areas assigned to the operation. count in the SCSW is not zero.

Short Block on Output: The device terminated a write or control operation before all information contained in the assigned main-storage areas was transferred to the device. The count in the SCSW is not zero.

The incorrect-length indication is suppressed when the current CCW has the SLI flag set to one and the CD flag set to zero. The indication does not occur for operations rejected during the initiation sequence. The indication also does not occur for immediate operations when the count field is nonzero and the subchannel is in the incorrectlength-suppression mode. The incorrect-length indication is not meaningful when the count field of the SCSW is not meaningful.

Presence of the incorrect-length condition suppresses command chaining unless the SLI flag in the CCW is one or unless the condition occurs in an immediate operation when the subchannel is in the incorrect-length-suppression mode.

Program Check

Program check occurs when programming errors are detected by the channel subsystem. The condition can be due to the following causes:

Invalid CCW-Address Specification: The channel-program address (CPA) or the transfer-inchannel command does not designate the CCW on a doubleword boundary, or bit 0 of the CPA or bit 32 of a format-1 CCW specifying the transferin-channel command is not zero.

Invalid CCW Address: The channel subsystem has attempted to fetch a CCW from a mainstorage location that is not available. An invalid CCW address can occur because the program has designated an invalid address in the channelprogram-address field of the ORB or in the transfer-in-channel command or because, on chaining, the channel subsystem attempts to fetch a CCW from an unavailable location. A mainstorage location is unavailable when any of the following conditions is detected:

- 1. The absolute CCW address does not correspond to a physical location.
- 2. Format-0 CCWs are specified in the ORB, and the absolute CCW address is greater than $2^{24} - 1.$
- 3. Format-1 CCWs are specified in the ORB, and the absolute CCW address is greater than $2^{31} - 1$.

Invalid Command Code: There are zeros in the four rightmost bit positions of the command code in the CCW designated by the CPA or in a CCW fetched on command chaining. The command code is not tested for validity during data chaining.

Invalid Count, Format 0: A CCW, which is other than a CCW specifying transfer in channel, contains zeros in bit positions 48-63.

Invalid Count, Format 1: A CCW that specifies data chaining or a CCW fetched while data chaining contains zeros in bit positions 16-31.

Invalid IDAW-Address Specification: Indirect data addressing is specified, and either of the following conditions is detected:

- 1. The ORB specifies format-1 IDAWs, and the contents of the data-address field in the CCW do not designate the first IDAW on a word boundary; that is, bits 30 and 31 (format-0 CCW) or 62 and 63 (format-1 CCW) are not zeros.
- 2. The ORB specifies format-2 IDAWs, and the contents of the data-address field in the CCW do not designate the first IDAW on a doubleword boundary; that is, bits 29-31 (format-0 CCW) or 61-63 (format-1 CCW) are not zeros.

Invalid IDAW Address: The channel subsystem has attempted to fetch an IDAW from a mainstorage location that is not available. An invalid IDAW address can occur because the program has designated an invalid address in a CCW that specifies indirect data addressing or because the channel subsystem, on sequentially fetching IDAWs, attempts to fetch from an unavailable location. A main-storage location is unavailable when any of the following conditions is detected:

1. The absolute IDAW address does not correspond to a physical location.

- Format-0 CCWs are specified in the ORB, and the absolute IDAW address is greater than 2²⁴ - 1.
- Format-1 CCWs are specified in the ORB, and the absolute IDAW address is greater than 2³¹ - 1.

Invalid Data-Address Specification: Bit 32 of a format-1 CCW is not zero.

Invalid Data Address: When any of the following conditions is detected, an invalid data address is recognized by the channel subsystem.

- Use of the data address has caused the channel subsystem to attempt to wrap from the maximum storage address to zero.
- Use of the data address has caused the channel subsystem to attempt to wrap from zero to the maximum storage address during a read-backward operation.
- 3. The channel subsystem has attempted to transfer data to a storage location that is unavailable.

An invalid data address can occur because the program has designated an unavailable location in a CCW or in an IDAW, or because the channel subsystem, on sequentially accessing storage, attempted to access an unavailable location. A main-storage location is unavailable when any of the following conditions is detected:

- 1. The absolute address of the location does not correspond to a physical location.
- Format-0 CCWs are specified in the ORB, indirect data addressing is not specified in the CCW, and the absolute address is greater than 2²⁴ - 1.
- Format-1 CCWs are specified in the ORB, indirect data addressing is not specified in the CCW, and the absolute address is greater than 2³¹ - 1.
- Format-1 IDAWs are specified in the ORB, indirect data addressing is specified in the CCW, and the absolute address is greater than 2³¹ - 1.
- The absolute address is outside the addressing range specified by SET ADDRESS LIMIT, and the limit mode at the subchannel is active.

Note: The maximum storage address is determined as a function of the CCW and IDAW formats used. When an IDAW is not used, the maximum storage address is a function of the CCW format specified, as follows:

- 1. When 24-bit (format 0) CCWs are specified, the maximum storage address recognized by the channel subsystem is 2²⁴ 1.
- 2. When 31-bit (format 1) CCWs are specified, the maximum storage address recognized by the channel subsystem is 2³¹ 1.

When an IDAW is used, the maximum storage address is a function of the IDAW format specified, as follows:

- When 31-bit (format 1) IDAWs are specified, the maximum storage address recognized by the channel subsystem is 2³¹ - 1.
- When 64-bit (format 2) IDAWs are specified, the maximum storage address recognized by the channel subsystem is 2⁶⁴ - 1

Invalid IDAW Specification: When any of the following conditions is detected, an invalid IDAW specification is recognized by the channel subsystem:

- 1. Bit 0 of a format-1 IDAW is not zero.
- A second or subsequent format-1 IDAW does not designate the location of the beginning byte of a 2K-byte block or, for read-backward operations, the location of the ending byte of a 2K-byte block.
- 3. A second or subsequent format-2 IDAW does not designate the location of the beginning byte of a 2K-byte or 4K-byte block, as required by the 2K-IDAW control in the ORB, or, for read-backward operations, the location of the ending byte of a 2K-byte or 4K-byte block.

Invalid CCW, Format 0: A CCW other than a CCW specifying transfer in channel does not contain a zero in bit position 39.

Invalid CCW, Format 1: A CCW other than a CCW specifying transfer in channel does not contain a zero in bit position 15, or a CCW specifying transfer in channel does not contain zeros in bit positions 0-3 and 8-31.

Invalid Suspend Flag: A format-0 or format-1 CCW fetched during data chaining, other than a CCW specifying transfer in channel, does not contain a zero in bit position 38 or 14, respectively. A CCW other than a CCW specifying transfer in channel does not contain a zero in bit position 38 for a format-0 CCW or bit position 14 for a format-1 CCW, and suspend control was not I specified by bit 4 of word 1 of the ORB.

Invalid ORB Format: One or more reserved bit positions in the operation-request block (ORB) is not zero. (See "Operation-Request Block" on page 15-21 for more information.) If the incorrectlength-indication-suppression facility installed, then bit 24 of word 1 of the ORB must also be zero.

Invalid Sequence: The channel subsystem has fetched two successive CCWs both of which specify transfer in channel, or, depending on the model, a sequence of 256 or more CCWs with command chaining specified was executed by the channel subsystem and did not result in the transfer of any data to or from an I/O device.

Detection of the program-check condition during the initiation of an operation at the device causes the operation to be suppressed and the subchannel to be made status pending with primary, secondary, and alert status. When the condition is detected after the I/O operation has been initiated at the device, the device is signaled to conclude the operation the next time the device requests or offers a byte of data or status. In this situation, the subchannel is made status pending as a function of the status received from the device. The program-check condition causes command chaining and command retry to be suppressed.

Protection Check

Protection check occurs when the channel subsystem attempts a storage access that is prohibited by the protection mechanism. Protection applies to the fetching of CCWs, IDAWs, and output data and to the storing of input data. The subchannel key provided in the ORB is used as the access key for storage accesses associated with an I/O operation.

Detection of the protection-check condition during the fetching of the first CCW or IDAW causes the operation to be suppressed and the subchannel to be made status pending with primary, secondary, and alert status. When protection check is detected after the I/O operation has been initiated at the device, the device is signaled to conclude the operation after the available data logically prior to the protection check has been transferred. However, if an access violation occurs when the channel subsystem is in the process of fetching either a new IDAW or a new CCW while data chaining, and if the device signals the channel-end condition before transferring any data designated by the new CCW or IDAW, then the status is accepted, and the subchannel becomes status pending with primary and alert status and with protection check indicated. Other indications may accompany the protection-check indication as a function of the operation specified by the CCW, the status received from the device, and the current state of the subchannel. The protectioncheck condition causes command chaining and command retry to be suppressed.

Channel-Data Check

Channel-data check indicates that an uncorrected storage error has been detected in regard to data, contained in main storage, that is currently used in the performance of an I/O operation. The condition may be indicated when detected, even if the data is not used when prefetched. Channel-data check is indicated when data or the associated key has an invalid checking-block code (CBC) in main storage when that data is referenced by the channel subsystem.

On an input operation, when the channel subsystem attempts to store less than a complete checking block, and invalid CBC is detected on the checking block in storage, the contents of the location remain unchanged and with invalid CBC. On an output operation, whenever channel-data check is indicated, no bytes from the checking block with invalid CBC are transferred to the device.

During a storage access, the maximum number of bytes that can be transferred is model dependent. If a channel-data-check condition is recognized during that storage access, the number of bytes transferred to or from storage may not be detectable by the channel subsystem. Consequently, the number of bytes transferred to or from storage may not be correctly reflected by the residual count. However, the residual count that is stored in the SCSW, when used in conjunction with the

storage-access code and the CCW address, designates a byte location within the page in which the channel-data-check condition was recognized.

A condition indicated as channel-data check causes the current operation, if any, to be terminated. The subchannel becomes status pending with primary and alert status, or with primary, secondary, and alert status, as a function of the status received from the device. The count and address fields of the SCSW stored by TEST SUBCHANNEL pertain to the operation terminated. The extended-status-word-format bit is one, and subchannel-logout information is stored in the ESW, when TEST SUBCHANNEL is executed.

Whenever the channel-data-check condition pertains to prefetched data, the failing-storage-address-validity flag, bit 6 of the ERW, is one. An address of a location within the checking block for which the channel-data-check condition is generated is stored in the ESW failing-storage-address field.

Uncorrectable storage or key errors detected on prefetched data while the subchannel is start pending cause the operation to be canceled before initiation at the device. In this case, the subchannel is made status pending with primary, secondary, and alert status, with channel-data check indicated, and with the ESW failing-storage address stored.

Whenever channel-data check is indicated, no measurement data for the subchannel is stored.

Channel-Control Check

Channel-control check is caused by any machine malfunction affecting channel-subsystem controls. The condition includes invalid CBC on a CCW, an IDAW, or the respective associated key. The condition may be indicated when an invalid CBC is detected on a prefetched CCW, IDAW, or the respective associated key, even if that CCW or IDAW is not used.

Channel-control check may also indicate that an error has been detected in the information transferred to or from main storage during an I/O operation. However, when this condition is detected, the error has occurred inboard of the channel path: in the channel subsystem or in the path between the channel subsystem and main storage.

Detection of the channel-control-check condition causes the current operation, if any, to be terminated immediately. The subchannel is made status pending with primary and alert status or with primary, secondary, and alert status as a function of the type of termination, the current subchannel state, and the device status presented, if any. When the channel subsystem recognizes a channel-control-check condition, any previously existing intermediate interruption condition caused by a PCI flag in a CCW may or may not be recognized by the channel subsystem. The count and data-address fields of the SCSW stored by TEST SUBCHANNEL pertain to the operation termi-The extended-status-word-format bit is one, and subchannel-logout information is stored in the ESW, when TEST SUBCHANNEL is exe-

Whenever the channel-control-check condition pertains to an invalid CBC detected on a prefetched CCW, a prefetched IDAW, or the key associated with the prefetched CCW or the prefetched IDAW, an extended-report word with bit 6 set to one, and the failing-storage address, are stored in the ESW when TEST SUBCHANNEL is executed.

Channel-control-check conditions encountered while prefetching when the subchannel is start pending cause the operation to be canceled before initiation at the device. In this case, the subchannel is made status pending with primary, secondary, and alert status, with channel-control check indicated, and with a failing-storage address that will be stored in the ESW.

If a subchannel is halt pending and the channel subsystem encounters a channel-control-check condition while performing the halt function for that subchannel, the subchannel remains halt pending unless the channel subsystem can determine that the halt signal was issued. The subchannel remains halt pending even if the channel subsystem was attempting to issue the halt signal and is unable to determine if the halt signal was issued.

If a subchannel is start pending or resume pending and the channel subsystem encounters a channel-control-check condition while performing the start function for that subchannel, the subchannel remains start pending or resume pending unless the channel subsystem can determine that the first command was accepted. The subchannel remains start pending or resume pending even if the channel subsystem was attempting to initiate the I/O operation for the first command and is unable to determine if the command was accepted. If the channel subsystem is unable to determine whether the first command was accepted, the subchannel is made status pending with at least alert and primary status.

In some situations in which a channel-subsystem malfunction exists, the channel-control-check condition may be reported as a machine-check condition.

Whenever channel-control check is indicated, no measurement data for the subchannel is stored.

Programming Note: If the status-control field of the SCSW indicates that the subchannel is status pending with alert status but the field-validity flags of the SCSW indicate that the device-status field is not usable for error-recovery purposes, the program should (1) assume that the channelcontrol-check condition occurred while the channel subsystem was accepting alert status from the device and (2) take the appropriate action for alert status, even though the status itself has been lost.

Interface-Control Check

Interface-control check indicates that an invalid signal has occurred on the channel path. The condition is detected by the channel subsystem and usually indicates malfunctioning of an I/O device. Interface-control check can occur for any of the following reasons:

- 1. A data or status byte received from a device while the subchannel is subchannel-anddevice active or device active has an invalid checking-block code.
- 2. The status byte received from a device while the subchannel is idle, start pending, suspended, or halt pending has an invalid checking-block code.
- 3. A device responded with an address other than the address designated by the channel subsystem during initiation of an operation.
- 4. During command chaining, device appeared not operational.

- 5. A signal from an I/O device either did not occur or occurred at an invalid time or had an invalid duration.
- 6. The channel subsystem recognized the I/O-error-alert condition (see "I/O-Error Alert (A)" on page 16-35).
- 7. ESW bit 26, indicating device-status check, is set to one.

Detection of the interface-control-check condition causes the current operation, if any, to be terminated immediately, and the subchannel is made status pending with alert status, primary and alert status, secondary and alert status, or primary, secondary, and alert status as a function of the type of termination, the current subchannel state. and the device status presented, if any. When the channel subsystem recognizes an interfacecontrol-check condition, any previously existing intermediate interruption condition caused by a PCI flag in a CCW may or may not be recognized by the channel subsystem. The extended-statusword-format bit is one, and subchannel-logout information is stored in the ESW, when TEST SUBCHANNEL is executed.

If a subchannel is halt pending and the channel subsystem encounters an interface-control-check condition while performing the halt function for that subchannel, the subchannel remains halt pending unless the channel subsystem can determine that the halt signal was issued. The subchannel remains halt pending even if the channel subsystem was attempting to issue the halt signal and is unable to determine if the halt signal was issued.

If a subchannel is start pending or resume pending and the channel subsystem encounters an interface-control-check condition while performing the start function for that subchannel, the subchannel remains start pending or resume pending unless the channel subsystem can determine that the first command was accepted. The subchannel remains start pending or resume pending even if the channel subsystem was attempting to initiate the I/O operation for the first command and is unable to determine if the command was accepted. If the channel subsystem is unable to determine whether the first command was accepted, the subchannel is made status pending with at least alert and primary status.

If, while initiating a signaling sequence with the channel subsystem for the purpose of presenting status or transferring data, the device presents an address with invalid parity, the error condition is not made available to the program since the identity of the device and associated subchannel are unknown.

Whenever interface-control check is indicated, no measurement data for the subchannel is stored.

Programming Note: If the status-control field of the SCSW indicates that the subchannel is status pending with alert status but the field-validity flags of the SCSW indicate that the device-status field is not usable for error-recovery purposes, the program should (1) assume that the interface-control-check condition occurred while the channel subsystem was accepting alert status from the device and (2) take the appropriate action for alert status, even though the status itself has been lost.

Chaining Check

Chaining check is caused by channel-subsystem overrun during data chaining on input operations. The condition occurs when the I/O-data rate is too high for the particular resolution of data addresses. Chaining check cannot occur on output operations.

Detection of the chaining-check condition causes the I/O device to be signaled to conclude the operation. It causes command chaining to be suppressed.

Count Field

Bit positions 16-31 of word 2 contain the residual count. The count is to be used in conjunction with the original count specified in the last CCW and, depending upon existing conditions (see Figure 16-4 on page 16-19), indicates the number of bytes transferred to or from the area designated by the CCW. The count field is meaningful whenever the subchannel is status pending with primary status that consists of either (1) device status only or (2) device status together with subchannel status of incorrect length only, PCI only, or both.

In Figure 16-5 on page 16-30, the contents of the count field are listed for all cases where the subchannel is start pending, subchannel-and-device active, device active, suspended, or status pending.

Subchannel State¹	Count
Start pending (UUUU0/AIPSX)²	Not meaningful ³
Start pending and status pending (10YY1/AIPSX) ²	Not meaningful ³
Start pending and status pending (00111/AIPSX) because the device appeared not operational on all paths ²	Not meaningful ³
Start pending and device active (UUUU0/AIPSX) ²	Not meaningful ³
Suspended (YYYYY/AIPSX) ²	Not meaningful ³
Subchannel-and-device active (UUUU0/AIPSX)2	Not meaningful ³
Device active (UUUU0/AIPSX)	Not meaningful ³
Status pending (01001/AIPSX) because of program-controlled-interruption condition or initial-status interruption	Not meaningful ³
Status pending (1Y1Y1/AIPSX); termination occurred because of: ²	
Program check Protection check Chaining check Channel-control check Interface-control check Channel-data check	Not meaningful ³ Not meaningful ³ Not meaningful ³ See note 1 Not meaningful ³ See note 2
Status pending (YY1Y1/AIPSX); termination occurred under count control ²	Correct
Status pending (Y0011/AIPSX) ²	Not meaningful ³
Status pending (1Y1Y1/AIPSX) ²	Correct; residual count of last used CCW
Status pending (1Y111/AIPSX); command chaining suppressed because of alert status ²	Correct; residual count of last used CCW
Status pending (YYYY1/AIPSX); after termination by HALT SUBCHANNEL ²	Unpredictable
Status pending (00001/AIPSX); after termination by CLEAR SUBCHANNEL	Not meaningful ³
Status pending (YY1Y1/AIPSX); operation completed normally at the subchannel ²	Correct; indicates the residual count

Figure 16-5 (Part 1 of 2). Contents of Count Field in the SCSW

Subchannel State¹	Count
Status pending (1Y111/AIPSX); command chaining terminated because of alert status ²	Correct; original count of CCW specifying the new I/O operation
Status pending (10001/AIPSX) because of alert status	Not meaningful ³

Explanation:

In situations where more than a single condition exists because of, for example, alert status that is described by program check and unit check, the entry appearing first in the table takes precedence.

The meaning of the notation in this column is as follows:

- A Alert status
- I Intermediate status
- P Primary status
- S Secondary status
- X Status pending

The allowed combination of status-control-bit settings is shown to the left of the "/" symbol.

Bit settings are specified as follows:

- O Corresponding condition is not indicated.
- 1 Corresponding condition is indicated.
- U Unpredictable. The corresponding condition is not meaningful when the subchannel is not status pending.
- Y Corresponding condition is not significant and is indicated as a function of the subchannel state.
- The subchannel may also be resume pending.
- The contents of the count field are not meaningful because the count field is not valid when the SCSW is stored and the subchannel is in the given state.

Notes:

- The count is unpredictable unless IDAW check is indicated, in which case the count may not correctly reflect the number of bytes transferred to or from main storage but will (when used in conjunction with the CCW address) designate a byte location within the page in which the channel-control-check condition was recognized.
- 2. During a storage access, the maximum number of bytes that can be stored by a channel subsystem is model dependent. If a channel-data-check condition is recognized during that access, the number of bytes transferred to or from storage may not be detectable by the channel subsystem. Consequently, the number of bytes transferred to or from storage may not be correctly reflected by the residual count. However, the residual count that is stored when used in conjunction with the storage-access code and the CCW address designates a byte location within the page in which the channel-data-check condition was recognized.

Figure 16-5 (Part 2 of 2). Contents of Count Field in the SCSW

Extended-Status Word

The extended-status word (ESW) provides additional information to the program about the subchannel and its associated device. The ESW is placed in words 3-7 of the IRB designated by the second operand of TEST SUBCHANNEL when TEST SUBCHANNEL is executed and the subchannel designated is operational. If the subchannel is status pending or status pending with any combination of primary, secondary, intermediate, or alert status (except as noted in the next paragraph) when TEST SUBCHANNEL is executed, the ESW may have any of the following types of extended-status format:

- Format 0 Subchannel logout in word 0, an ERW in word 1, a failing-storage address or zeros in words 2 and 3, and a secondary-CCW address or zeros in word 4.
- Format 1 Zeros in bytes 0, 2, and 3 of word 0, the LPUM in byte 1 of word 0, an ERW in word 1, and zeros in words 2-4.
- Format 2 Zeros in byte 0, the LPUM in byte 1, and the device-connect time in bytes 2 and 3 of word 0; an ERW in word 1; zeros in words 2-4.
- Format 3 Zeros in byte 0, the LPUM in byte 1, and unpredictable values in bytes 2 and 3 of word 0; an ERW in word 1; zeros in words 2-4.

Words 0-4 of the ESW contain unpredictable values if any of the following conditions is met:


- 1. The subchannel is not status pending.
- 2. The subchannel is status pending alone, and the extended-status-word-format bit is zero.
- 3. The subchannel is status pending with intermediate status alone for other than the intermediate interruption condition due tο suspension.

The type of extended-status format stored depends upon conditions existing at the subchannel at the time TEST SUBCHANNEL is executed. The conditions under which each of the types of formats is stored are described in the remainder of this section.

Extended-Status Format 0


The ESW stored by TEST SUBCHANNEL is a format-0 ESW when the extended-status-wordformat bit, bit 5 of word 0 of the SCSW, is one and the subchannel is status pending with any combination of status as defined in Figure 16-6 on page 16-36. In this case, subchannel-logout information and an ERW are stored in the extendedstatus word. Subchannel logout provides detailed model-independent information relating to a subchannel and describing equipment errors detected by the channel subsystem. The information is provided to aid the recovery of an I/O operation, a device, or both. Whenever subchannel logout is provided, the error conditions relate only to the subchannel reporting the error. If I/O operations involving other subchannels have been affected by the error condition, those subchannels also provide similar subchannel-logout information. An extended-report word provides additional information relating to the cause of the malfunction.

A format-0 ESW has the following format:



Subchannel Logout

The subchannel logout has the following format:



Extended-Status Flags (ESF): Any of bits 1-7, when one, specifies that an error-check condition has been detected by the channel subsystem. The following indications are provided in the ESF field:

Key Check. Bit 1, when one, indicates that the channel subsystem, when accessing data, when attempting to update the measurement block, or when attempting to fetch either a CCW or an IDAW, has detected an invalid

checking-block code (CBC) on the associated storage key. The channel-data-check bit, bit 12 of word 2 of the SCSW, the measurement-block data-check bit, bit 3 of word 0 of the ESW, the CCW-check bit, bit 5 of word 0 of the ESW, or the IDAW-check bit, bit 6 of word 0 of the ESW, identifies the source of the key error.

Note: This condition may be indicated to the program when an invalid checking-block code on a key is detected but the data, CCW, or IDAW then is not used after being prefetched. In this case, the failing-storage-address-validity bit, bit 6 of the ERW, is one, indicating that the address of a location within the storage block having the key is stored in words 2 and 3 of the ESW.

Measurement-Block Program Check. Bit 2, when one, indicates that the channel subsystem, in attempting to update the measurement block, has detected an invalid absolute address when combining the measurement-block origin with the measurement-block index for this subchannel.

Measurement-Block Data Check. Bit 3, when one, indicates that a malfunction has been detected involving the data of the measurement block in main storage. (See "Measurement Block" on page 17-3.) Measurement-block data check is indicated when the measurement block is updated and an invalid checking-block code (CBC) is detected on the storage used to contain the measurement data or on the associated key. When invalid CBC on the associated key is detected, the key-check bit, bit 1 of the ESF field, is also stored as one.

Measurement-Block Protection Check. Bit 4, when one, indicates that the channel subsystem, when attempting to update the measurement block, has been prohibited from accessing the measurement block because the storage key does not match the measurement-block key (see "Measurement Block" on page 17-3.) The key provided by SET CHANNEL MONITOR is used for the of storage associated with access measurement-block-update operations (see "SET CHANNEL MONITOR" on page 14-12).

Note: Whenever any of the measurement-check conditions is indicated by bits 2-4, the

channel subsystem sets the subchannel measurement-block-update-enable bit to zero, disabling the storing of measurement data for the subchannel (see "Measurement-Mode Enable (MM)" on page 15-3).

CCW Check. Bit 5, when one, indicates that an invalid CBC on the contents of the CCW or its associated key has been detected. When either of these conditions is detected, the I/O operation is terminated, the subchannel becomes status pending with primary and alert status, the extended-status-word-format bit in the SCSW is stored as one, and channel-control check is indicated in the subchannel-status field. The subchannel also becomes status pending with secondary status as a function of the type of termination or status received from the device. invalid CBC on the associated key is detected. the key-check bit, bit 1 of the ESF field, is also stored as one.

Note: This condition may be indicated to the program when an invalid checking-block code on a prefetched CCW is detected but the CCW is not used. In this case, the failing-storage-address-validity bit, bit 6 of the ERW, is one, indicating that the address of a location having the invalid CBC is stored in words 2 and 3 of the ESW.

IDAW Check. Bit 6, when one, indicates that an invalid CBC on the contents of an IDAW or its associated key has been detected. When either of these conditions is detected, the I/O operation is terminated with the device, the subchannel becomes status pending with primary and alert status, the extended-statusword-format bit in the SCSW is one, and channel-control check is indicated in the subchannel-status field. The subchannel also becomes status pending with secondary status as a function of the type of termination or status received from the device. When invalid CBC on the associated key is detected, the key-check bit, bit 1 of the ESF field, is also one.

Note: This condition may be indicated to the program when an invalid checking-block code on the contents of a prefetched IDAW is detected but the IDAW is not used. In this case, the failing-storage-address-validity bit, bit 6 of the ERW, is one, indicating that the address of a location having the invalid CBC

is stored in words 2 and 3 of the ESW. Detection of a channel-data-check condition does not cause the CCW-check and IDAW-check bits to be stored as ones.

Reserved. Bit 7 is stored as zero.

Last-Path-Used Mask (LPUM): Bits 8-15 indicate the channel path that was last used for communicating or transferring information between the channel subsystem and the device. The bit corresponding to the channel path in use is set whenever any of the following occurs:

- 1. The first command of a start-subchannel function is accepted by the device (see "Activity Control (AC)" on page 16-13).
- 2. The device and channel subsystem are actively communicating when the channel subsystem performs the suspend function for the channel program in execution.
- 3. The channel subsystem accepts status from the device that is recognized as an interruption condition, or a condition has been recognized that suppresses command chaining (see "Interruption Conditions" on page 16-2).
- 4. The channel subsystem recognizes an interface-control-check condition (see "Interface-Control Check" on page 16-28), and no subchannel-logout information is currently present at the subchannel.

The LPUM field contains the most recent setting and is valid whenever the ESW contains information in one of the formats 0-3 (see "Extended-Status Word" on page 16-32) and the SCSW is stored. When subchannel-logout information is present in the ESW, a zero LPUM-field-validity flag indicates that the LPUM setting is not consistent with the other subchannel-logout indications.

Ancillary Report (R): Bit 16, when one, indicates that a malfunction of a system component has occurred that has been recognized previously or that has affected the activities of multiple subchannels. When the malfunction affects the activities of multiple subchannels, an ancillary-report condition is recognized for all of the affected subchannels except one. This bit, when zero, indicates that this malfunction of a system component has not been recognized previously. This bit is meaningful only when a channel-control check, channel-data check, or an interface-control check is indicated in bit positions 12-14 of word 2 of the SCSW.

Depending on the model, recognition of an ancillary-report condition may not be provided or it may not be provided for all system malfunctions that effect subchannel activity. When ancillaryreport recognition is not provided, bit 16 is set to zero.

Field-Validity Flags (FVF): Bits 17-21 indicate the validity of the information stored in the corresponding fields of either the SCSW or the extended-status word. When the validity bit is one, the corresponding field has been stored and is usable for recovery purposes. When the validity bit is zero, the corresponding field is not usable.

This bit-significant field has meaning when channel-data check, channel-control check, or interface-control check is indicated in the SCSW. When these checks are not indicated, this field, as well as the termination-code and sequence-code fields, has no meaning. Furthermore, when these checks are not indicated, the last-path-used-mask, device-status, and CCW-address fields are all valid. The fields are defined as follows:

- Last-path-used mask 17
- 18 Termination code
- 19 Sequence code
- 20 Device status
- 21 CCW address

Storage-Access Code (SA): Bits 22-23 indicate the type of storage access that was being performed by the channel subsystem at the time of error. The SA field pertains only to the access of storage for the purpose of fetching or storing data during the performance of an I/O operation. This encoded field has meaning only when channeldata check, channel-control check, or interfacecontrol check is indicated in the subchannel The access-code assignments are as status. follows:

- 00 Access type unknown
- 01 Read
- 10 Write
- Read backward 11

Termination Code (TC): Bits 24 and 25 indicate the type of termination that has occurred. This encoded field has meaning only when channeldata check, channel-control check, or interfacecontrol check is indicated in the SCSW. The types of termination are as follows:

- 00 Halt signal issued
- 01 Stop, stack, or normal termination
- 10 Clear signal issued
- 11 Reserved

When at least one channel check is indicated in the SCSW but the termination-code-field-validity flag is zero, it is unpredictable which, if any, termination has been signaled to the device. If more than one channel-check condition is indicated in the SCSW, the device may have been signaled one or more termination codes that are the same or different. In this situation, if the termination-code-field-validity flag is one, the termination code indicates the most severe of the terminations signaled to the device. The termination codes, in order of increasing severity, are: stop, stack, or normal termination (01); halt signal issued (00); and clear signal issued (10).

Device-Status Check (D): When the statusverification facility is installed, bit 26, when one, indicates that the subchannel logout in the ESW resulted from the channel subsystem detecting device status that had valid CBC but that contained a combination of bits that was inappropriate when the status byte was presented to the channel subsystem. When the device-statuscheck bit is one, the interface-control-check status bit is set to one. If, additionally, bit 20 of the subchannel-logout field has been stored as one, then the status byte in error has been stored in the device-status field of the SCSW. If the statusverification facility is not installed, bit 26 is stored as zero.

Secondary Error (E): Bit 27, when one, indicates that a malfunction of a system component that may or may not have been directly related to any activity involving subchannels or I/O devices has occurred. Subsequent to this occurrence, the activity related to this subchannel and the associated I/O device was affected and caused the subchannel to be set status pending with either channel-control check or interface-control check.

I/O-Error Alert (A): Bit 28, when one, indicates that subchannel logout in the ESW resulted from the signaling of I/O-error alert. The I/O-error-alert signal indicates that the control unit or device has detected a malfunction that must be reported to

the channel subsystem. The channel subsystem, in response, issues a clear signal and, except as described in the next paragraph, causes interface-control check to be set and extended-status-format-0 (logout) information to be stored in the ESW.

When I/O-error alert is signaled and the subchannel has previously been set disabled or no subchannel is associated with the device, the clear signal is issued to the device, and the I/O-error-alert indication is ignored by the channel subsystem.

Sequence Code (SC): Bits 29-31 identify the I/O sequence in progress at the time of error. The sequence code pertains only to I/O operations initiated by the execution of START SUBCHANNEL or RESUME SUBCHANNEL. This encoded field has meaning only when channel-data check, channel-control check, or interface-control check is indicated in the SCSW.

The sequence-code assignments are:

- 000 Reserved.
- 001 A nonzero command byte has been sent by the channel subsystem, but a response has not yet been analyzed by the channel subsystem. This code is set during the initiation sequence.
- 010 The command has been accepted by the device, but no data has been transferred.
- 011 At least one byte of data has been transferred between the channel subsystem and the device. This code may be used when the channel path is in an idle or polling state.
- 100 The command in the current CCW (1) has not yet been sent to the device, (2) was sent but not accepted by the device, or (3) was sent and accepted but command-retry status was presented. This code is set when any of the following conditions occurs:
 - The command address is updated during command chaining or during the initiation of a start function or resume function at the device.
 - During the initiation sequence, the status includes attention, control unit end, unit check, unit exception, busy, status modifier (without channel end and device

- end), or device end (without channel end).
- 3. Command retry is signaled.
- 4. The channel subsystem interrogates the device in the process of clearing an interruption condition.
- 5. The channel subsystem signals the conclusion of the chain of operations to the device during command chaining while performing the suspend function.
- 101 The command in the current CCW has been accepted, but data transfer is unpredictable. This code applies from the time a device is logically connected to a channel path until the time it is determined that a new sequence code applies. This code may also be used when the channel subsystem places a channel path in the polling or idle state and it is impossible to determine that code 010 or 011 applies. It may also be used at other times when a channel path cannot distinguish between code 010 or 011.
- 110 Reserved.
- 111 Reserved.

Figure 16-6 defines the relationship between indications provided as subchannel-logout data and the appropriate SCSW bits.

	Logout Condition for SCSW Indication of ¹			
Subchannel-Logout Condition Indicated	CDC	ccc	IFCC	
Key check Measurement-block-program check ² Measurement-block-data check ² Measurement-block-protection check ² CCW check IDAW check Last-path-used mask ³ Field-validity flags	V - - - - V V	V - - V V V	- - - - - V	
Termination code ³ Device-status check Secondary error I/O-error alert Sequence code ³	V - - V	V - V - V	V V V V	

Explanation:

- No relationship.
- When more than one SCSW indication is signaled, the subchannel-logout conditions that are valid are the logical OR for each of the respective SCSW indications.
- Only one measurement-block check may be indicated in a specific subchannel logout.
- This field has a field-validity flag.
- CCC Channel-control check.
- CDC Channel-data check.
- IFCC Interface-control check.
- Bit setting valid.

Figure 16-6. Relationship between Subchannel-Logout Data and SCSW Bits

Extended-Report Word

The extended-report word (ERW) provides information to the program describing specific conditions that may exist at the device, subchannel, or channel subsystem. The ERW is stored whenever the extended-status word is stored. When the extended-status-word-format bit, bit 5 of word 0 of the SCSW, and the extended-control bit, bit 14 of word 0 of the SCSW, are both zeros, the ERW contains all zeros. When the extended-statusword-format bit or the extended-control bit or both are ones, the ERW has the following format:

	000	Α	Р	Т	F	S	С	R	SCNT		00000	0000000000	0
()	3					8	1	10	1	6 2	21	31

Authorization Check (A): Bit 3, when one, indicates that the start or resume function was terminated because the channel subsystem has been placed in the isolated state in which pending I/O operations are not initiated and I/O operations currently being performed either are in the process of being terminated or have been terminated.

Path Verification Required (P): Bit 4, when one, indicates that the program must verify the identity of the device. The LPUM, when valid, indicates the channel path for which device verification is to be performed. When a valid LPUM is not available, the identity of the device must be verified for each available channel path.

Channel-Path Timeout (T): Bit 5, when one, indicates that, during a signaling sequence, an appropriate signal from the device did not occur within a predetermined time interval. Bit 5 is meaningful when the extended-status-word-format bit, bit 5 of word 0 of the SCSW, and the interface-control-check bit, bit 14 of word 2 of the SCSW, are both ones.

Failing-Storage-Address Validity (F): Bit 6, when one, and when the extended-status-word-format bit, bit 5 of word 0 of the SCSW, is also one, indicates that the channel subsystem has detected an invalid CBC on a CCW, a data location, an IDAW, or the respective associated key and has stored, in words 2 and 3 of the ESW, the absolute address of a location associated with the invalid CBC. When an ERW is stored with bit 6 set to zero, zeros are stored in words 2 and 3 of the ESW.

Concurrent Sense (S): Bit 7, when one, indicates that the concurrent-sense facility has placed sense information accepted from the device in the extended-control word and has stored a value, in bit positions 10-15 of the ERW, that specifies the number of sense bytes that have been stored in the extended-control word. When bit 7 is one, bit 14 of word 0 of the SCSW is also one.

Concurrent-Sense Count (SCNT): When bit 7 is one, bit positions 10-15 contain a value, in the range 1-32, that specifies the number of sense bytes stored into the extended-control word by the concurrent-sense facility. When bit 7 is zero, bit positions 10-15 contain zeros.

Secondary-CCW-Address Validity (C): Bit 8, when one, and when the extended-status-word-format bit, bit 5 of word 0 of the SCSW, is also one, indicates that the channel subsystem has detected an error condition that precludes the continued performance of an I/O operation. When prefetching applies (bit 9 of word 1 of the ORB is one) and certain error conditions identified by channel-control check, channel-data check, or

interface-control check are recognized by the channel subsystem, situations may exist where the termination point of execution of the channel program differs between the channel subsystem and the I/O device. To properly identify the termination points, bit 8 is set to one, and a second CCW address (secondary-CCW address) is provided in the ESW and designates the last CCW executed at the device. When the validity bit is zero for the previously mentioned errors, the channel subsystem was unable to determine the termination point of the control-unit execution, and the secondary-CCW-address field contains zeros.

Bit 8 is not set to one unless the program has permitted prefetching by setting the prefetch-control bit, bit 9 of word 1 of the ORB, to one for the channel program in execution.

Failing-Storage-Address Format (R): Bit 9 indicates the format of the failing-storage address when the failing-storage-address validity bit, bit 6 of the ERW, is one. When bit 6 is zero, bit 9 is not meaningful and is stored as zero. When bit 6 is one and bit 9 is zero, a format-1 failing-storage address is stored in words 2 and 3 of the ESW. When bit 6 is one and bit 9 is one, a format-2 failing-storage address is stored in words 2 and 3. See "Failing-Storage Address" below for a description of format-1 and format-2 addresses.

The remaining bits of the ERW are currently reserved and are stored as zeros when the ERW is stored.

Failing-Storage Address

Words 2 and 3 of the extended-status contain a 24-, 31-, or 64-bit absolute address. When the failing-storage-address-validity flag, bit 6 of the ERW, is one, words 2 and 3 contain either a format-1 failing-storage address or a format-2 failing-storage address. When bit 6 is zero, words 2 and 3 are stored as zeros. When bit 6 is one, the failing-storage-address field designates a byte location within the invalid checking block associated with an invalid CBC for a CCW, data location, IDAW, or their respective associated key.

The form of the address stored in words 2 and 3 depends on the format-2-IDAW control, bit 14 of word 1 of the ORB, when an error condition is detected. When the control is zero, specifying that fullword IDAWs containing 31-bit addresses are used, a format-1 address is stored, and the

failing-storage-address-format bit, bit 9 of the I ERW, is stored as zero. When the format-2-IDAW I control is one, specifying that doubleword IDAWs I containing 64-bit addresses are used, a format-2 address is stored, and the failing-storage-addressformat bit is stored as one.

When a format-1 address is stored, bits 1-31 of word 2 form the address associated with the I reported error condition, and bit 0 of word 2 and I all of word 3 are stored as zeros. When a format-2 address is stored, bits 0-31 of word 2 followed by bits 0-31 of word 3 form the 64-bit address associated with the reported error condition.

Secondary-CCW Address

When the subchannel-status field indicates channel-control check, channel-data check, or interface-control check and the secondary-CCWaddress-validity flag, bit 8 of word 1, is one, bits 1-31 of word 4 form an absolute address of the last CCW executed by the I/O device at the point the reported check condition caused channelprogram termination. When provided, the secondary-CCW address may be used for recovery purposes. When the secondary-CCWaddress-validity flag is zero, this field contains zeros.

Extended-Status Format 1

The ESW stored by TEST SUBCHANNEL is a format-1 ESW when all of the following conditions are met:


- 1. The extended-status-word-format bit, bit 5 of word 0 of the SCSW, is zero.
- 2. The subchannel status-control field has the status-pending bit, bit 31 of word 0 of the SCSW, set to one, together with:
 - a. The primary-status bit, bit 29 of word 0 of the SCSW, alone,
 - b. The primary-status bit and other statuscontrol bits, or
 - c. The intermediate-status bit, bit 28 of word 0 of the SCSW, and the suspended bit, bit 26 of word 0 of the SCSW.
- 3. At least one of the following conditions is indicated:

- a. The device-connect-time-measurement mode is inactive.
- b. The channel-subsystem-timing facility is not available for the subchannel.
- c. The subchannel is not enabled for the device-connect-time-measurement mode.

Zeros are stored in bytes 0, 2, and 3 of word 0, and the LPUM is stored in byte 1 of word 0; an ERW is stored in word 1; zeros are stored in words 2-4.

The device-connect-time-measurement mode is made inactive when SET CHANNEL MONITOR is executed and bit 31 of general register 1 is zero.

A format-1 ESW has the following format:



Last-Path-Used Mask (LPUM): For a definition of the LPUM, see "Last-Path-Used Mask (LPUM)" on page 16-34.

Extended-Report Word (ERW): For a definition of the ERW, see "Extended-Report Word" on page 16-36.

Extended-Status Format 2


The ESW stored by TEST SUBCHANNEL is a format-2 ESW when all of the following conditions are met:

- 1. The extended-status-word-format bit, bit 5 of word 0 of the SCSW, is zero.
- 2. The channel-subsystem-timing facility is available for the subchannel.
- 3. The subchannel is enabled for the deviceconnect-time-measurement mode.
- 4. The device-connect-time-measurement mode is active.
- 5. The subchannel status-control field has the status-pending bit, bit 31 of word 0 of the SCSW, set to one, together with:

- a. The primary-status bit, bit 29 of word 0 of the SCSW, alone.
- b. The primary-status bit and other statuscontrol bits, or
- c. The intermediate-status bit, bit 28 of word 0 of the SCSW, and the suspended bit, bit 26 of word 0 of the SCSW.

Zeros are stored in byte 0 of word 0, the LPUM is stored in byte 1 of word 0, and the device-connect time is stored in bytes 2 and 3 of word 0; an ERW is stored in word 1; zeros are stored in words 2-4.

A format-2 ESW has the following format:



Last-Path-Used Mask (LPUM): For a definition of the LPUM, see "Last-Path-Used Mask (LPUM)" on page 16-34.

Device-Connect-Time Interval (DCTI): Bit positions 16-31 contain the binary count of time increments accumulated by the channel subsystem during the time that the channel subsystem and the device were actively communicating and the subchannel was subchannel active. The time increment of the DCTI is 128 microseconds.

If the above conditions for the storing of the DCTI value in the ESW are met but the device-connect-time-measurement mode was made active by SET CHANNEL MONITOR subsequent to the execution of START SUBCHANNEL for this subchannel, the DCTI value stored is greater than or equal to zero and less than or equal to the correct DCTI value.

Note: The DCTI value stored in the ESW is the same as that used to update the corresponding measurement-block data for the subchannel if the measurement-block-update mode is in use for the subchannel. If the measurement-block-update mode for the channel subsystem is active and the


subchannel is enabled for the device-connecttime-measurement mode but no DCTI value is stored in the ESW (because of the presence of subchannel-logout information), or if the DCTI is zero, then nothing is added to the corresponding measurement-block data.

Extended-Report Word (ERW): For a definition of the ERW, see "Extended-Report Word" on page 16-36.

Extended-Status Format 3

The ESW stored by TEST SUBCHANNEL is a format-3 ESW when the extended-status-word-format bit, bit 5 of word 0 of the SCSW, is zero and the subchannel is status pending with (1) secondary status, alert status, or both when primary status is not also present, or (2) intermediate status when the subchannel is not suspended. Zeros are stored in byte 0 of word 0, and the LPUM is stored in byte 1 of word 0. Bytes 2 and 3 of word 0 contain unpredictable values; an ERW is stored in word 1; zeros are stored in words 2-4.

A format-3 ESW has the following format:



Last-Path-Used Mask (LPUM): For a definition of the LPUM, see "Last-Path-Used Mask (LPUM)" on page 16-34.

An "X" in the format indicates the bit may be zero or one.

Extended-Report Word (ERW): For a definition of the ERW, see "Extended-Report Word" on page 16-36.

Figure 16-7 on page 16-40 summarizes the conditions at the subchannel under which each type of information is stored in the ESW.

Subchannel- Status Word				Path-Management- Control Word		Extended-		
Status-		Device-		Device- Connect- Time-	Status Word (ESW), Word 0			
Control Field		Sus- pen-		Timing-	Msrmnt- Mode-		Contents	
AIPSX	L Bit	ded Bit	Msrmnt Mode	Facility Bit	Enable Bit	For- mat	Bytes 0,1,2,3	
0	///			////////// /////////				
00001	0	/////	///////////////////////////////////////	((((((((((((((((((((((((((((((((((((((//////////////////////////////////////	U	****	
		0		(////////				
01001	0	1		Inactive	0	//////////////////////////////////////	1	ZMZZ
			Active	1	0			
					1	2	ZMDD	
		0 //// //// //// ////		Inactive	///////	////////		
**1*1	0		Active	0	111111111	1	ZMZZ	
				1	0			
					1	2	ZMDD	
011	0	11111	///////////////////////////////////////	//////////////////////////////////////	/////////	3	ZM	
1*001	0							
****1 1 ///////////////////////////////								
* Bits / Info A Alen D Accu valu I Inte	ined s may orman rt si umula ue si ermed	to be zetion retailed to the testion of testion of the testion of the testion of the testion of the testion of the testion of the testion of the testion of the testion of the testion of the testion of the testion of the testion of test	zeros or o not releva device-com in bytes status. tus-word	ones. ant in the nnect-time 2 and 3.	hen X is : is situat e-interva red in by	ion. 1 (DC	п)	

- Primary status.
- Subchannel-logout information stored in word 0.
- Secondary status.
- No format defined.
- X Status pending.
 Z Bits are stored as zeros.

Figure 16-7. Information Stored in ESW

Extended-Control Word

I The extended-control word, which is words 8-15 of an interruption-response block (see "Interruption-I Response Block" on page 16-6), provides additional information to the program describing conditions that may exist at the channel subsystem, subchannel, or device. The extendedcontrol (E) bit, bit 14 of word 0 of the SCSW, when one, indicates that model-dependent information or concurrent-sense information has been stored in the extended-control word.

The information provided in the extended-control word is as follows:

SC Bi 5	ts	ERW Bit 7	ERW Bits 10-15	ECW Words 0-7
0 0 0 1 1	0 1 1 0 1	0 0 1 0 0	Zeros (5) (3) Zeros Zeros (3)	Unpredictable¹ (5) Concurrent-sense information⁴ Unpredictable¹ Model-dependent information² Concurrent-sense information⁴

Explanation:

- ¹ If stored, the value of these words is unpredictable.
- ² Unused bits in the model-dependent information are stored as zeros.
- ³ Bit positions 10-15 contain a value equal to the number of sense bytes returned.
- 4 Unused bytes in the concurrent-sense information are stored as zeros.
- 5 The combination of SCSW bit 5 as 0, SCSW bit 14 as one, and ERW bit 7 as zero does not occur.

Chapter 17. I/O Support Functions

Channel-Subsystem Monitoring 17-1	Halt Signal
Channel-Subsystem Timing 17-2	Clear Signal
Channel-Subsystem Timer 17-2	Reset Signal 17-10
Measurement-Block Update 17-2	Resets
Measurement Block 17-3	Channel-Path Reset 17-10
Measurement-Block Origin 17-6	I/O-System Reset 17-11
Measurement-Block Key 17-6	Externally Initiated Functions 17-14
Measurement-Block Index 17-6	Initial Program Loading 17-14
Measurement-Block-Update Mode 17-6	Reconfiguration of the I/O System 17-17
Measurement-Block-Update Enable 17-6	Status Verification
Control-Unit-Queuing Measurement 17-7	Address-Limit Checking 17-17
Control-Unit-Defer Time 17-7	Configuration Alert
Device-Active-Only Measurement 17-7	Incorrect-Length-Indication Suppression 17-18
Time-Interval-Measurement Accuracy . 17-7	Concurrent Sense 17-18
Device-Connect-Time Measurement 17-8	Channel-Subsystem Recovery 17-18
Device-Connect-Time-Measurement	Channel Report 17-19
Mode 17-8	Channel-Report Word 17-20
Device-Connect-Time-Measurement	Channel-Subsystem-I/O-Priority Facility 17-22
Enable 17-8	Number of
Signals and Resets	Channel-Subsystem-Priority Levels 17-23
Signals	

The I/O-support functions are those functions of the channel subsystem that are not directly related to the initiation or control of I/O operations. The following I/O support functions are described in this chapter:

- · Channel-subsystem monitoring
- Signals and resets
- Externally-initiated functions
- · Status verification
- Address-limit checking
- Configuration alert
- Incorrect-length-indication suppression
- · Concurrent sense
- Channel-subsystem recovery
- Channel-subsystem-I/O-priority facility

Channel-Subsystem Monitoring

Monitoring facilities are provided in the channel subsystem so that the program can retrieve measured values on performance for a designated subchannel. The use of these facilities is under program control by means of the execution of the SET CHANNEL MONITOR instruction. Addi-

tionally, each subchannel can be selectively enabled to use the facilities by means of the execution of the MODIFY SUBCHANNEL instruction.

The principal components of the channel-subsystem-monitoring facilities are the channel-subsystem-timing facility, measurement-block-update facility, and device-connect-time-measurement facility. The measurement-block-update facility and device-connect-time-measurement facility both use the channel-subsystem-timing facility but otherwise are logically distinct and operate independent of one another.

Other components of the channel-subsystemmonitoring facilities are the control-unit-queuingmeasurement facility, control-unit-defer-time facility, and device-active-only-measurement facility. These enhance the measurements of the measurement-block-update facility if they are available in the control unit in use.

Each of the facilities that constitute the channelsubsystem-monitoring facilities is described in this chapter.

© Copyright IBM Corp. 1990-2001 17-1

Channel-Subsystem Timing

The channel-subsystem-timing facility provides the channel subsystem with the capability of measuring the elapsed time required for performing several different phases of the processing of a start function initiated by START SUBCHANNEL. These elapsed-time measurements are used by both the measurement-block-update facility and the device-connect-time-measurement facility to provide subchannel performance information to the program.

While every channel subsystem has a channelsubsystem-timing facility, it may or may not be provided for use with all subchannels. Subchannels for which the facility is provided have the timing-facility bit, bit 14 of word 1, stored as one in the associated subchannel-information block. (See "Timing Facility (T)" on page 15-4.) If the channel-subsystem-timing facility is not provided for the subchannel, the subchannel's timing-facility bit is stored as zero.

Subchannels that do not have the channelsubsystem-timing facility provided are those for which the characteristics of the associated device. the manner in which it is attached to the channel subsystem, or the channel-subsystem resources required to support the device are such that use of the channel-subsystem-timing facility is precluded.

The channel-subsystem-timing facility consists of at least one channel-subsystem timer and the associated logic and storage required for computing and recording the elapsed-time intervals for use by the two measurement facilities. aspects of the channel-subsystem-timing facility that are of importance to the program are described below.

Channel-Subsystem Timer

Each channel-subsystem timer is a binary counter that is not accessible to the program. channel-subsystem timer is incremented by adding a one to the rightmost bit position every 128 microseconds. When incrementing the channelsubsystem timer causes a carry out of the leftmost bit position, the carry is ignored, and counting continues from zero. No indications are generated as a result of the overflow.

Just as every CPU has access to a TOD clock, every channel subsystem has access to at least one channel-subsystem timer. When multiple channel-subsystem timers are provided, synchronization among these timers is also provided, creating the effect that all the timing facilities of the channel subsystem share a single timer. Synchronization among these timers may be supplied either through some TOD clock or independently by the channel subsystem.

If the TOD clocks are not synchronized, the elapsed times measured by the channelsubsystem-timing facility may have unpredictable values for some or all of the subchannels, depending on the model and on the particular channel-subsystem timer and the way the associated devices are physically attached to the system. The values are unpredictable for those devices attached to the system by separately configurable channel paths whose associated CPU TOD clocks are not synchronized.

Synchronization: If either the measurementblock-update mode or the device-connect-timemeasurement mode is active and any of the channel-subsystem timers is found to be out of synchronization, a channel-subsystem-timer-sync check is recognized, and a channel report is generated to alert the program (see "Channel-Subsystem Recovery" on page 17-18). If neither of these modes is active, the lack of synchronization is not recognized.

Measurement-Block Update

The measurement-block-update facility provides the program with the capability of accumulating performance information for subchannels that are enabled for the measurement-block-update mode when the measurement-block-update mode is A subchannel is enabled for the measurement-block-update mode by setting bit 11 of word 1 of the SCHIB operand to one and then MODIFY SUBCHANNEL. issuina measurement-block-update mode is made active by the execution of SET CHANNEL MONITOR when bit 62 of general register 1 is one.

When the measurement-block-update mode is active and the subchannel is enabled for the measurement-block-update mode, information is accumulated in a measurement block associated with the subchannel. A measurement block is a 32-byte area in main storage that is associated with a subchannel for the purpose of accumulating measurement data. The program specifies a contiguous area of absolute storage, referred to as the measurement-block area, and subdivides this area into 32-byte blocks, one block for each subchannel for which measurement data is to be accumulated. The measurement-block-update facility uses the measurement-block index contained at the subchannel in conjunction with the measurement-block origin established by the execution of SET CHANNEL MONITOR to compute the absolute address of the measurement block associated with a subchannel.

Measurement data is stored in the measurement block associated with the subchannel each time an I/O operation or chain of I/O operations initiated by START SUBCHANNEL is suspended or completed. The completion of an I/O operation or chain of I/O operations is normally signaled by the primary interruption condition. Seven fields are defined in the measurement block in which measurement data is accumulated measurement-block-update facility: SSCH+RSCH count. sample count. device-connect time. function-pending time, device-disconnect time, control-unit-queuing time, and device-active-only time.

Measurement Block

A measurement block is a 32-byte area at a location designated by the program by its use of a measurement-block-origin address in conjunction with a measurement-block index. The measurement block contains the accumulated values of the measurement data described below. When the measurement-block-update mode is active and the subchannel is enabled for measurement-block update, the measurement-block-update facility accumulates the values for the measurement data that accrue during the performance of an I/O operation or chain of I/O operations initiated by START SUBCHANNEL.

When the I/O operation or chain of I/O operations is suspended or completed and no error condition is encountered, the accrued values are added to the accumulated values in the measurement block for that subchannel. If an error condition is detected and subchannel-logout information is stored in the extended-status word (ESW), the accrued values are not added to the accumulated values in the measurement block for the subchannel, and the two count fields in the measurement block are not incremented.

If (1) any of the accrued time values is detected to exceed the internal storage provided for containing these values, (2) the control unit cannot provide an accurate queuing time or defer time for the current operation, or (3) the channel subsystem successfully recovers from certain error conditions, none of the accrued values is added to the measurement block for the subchannel, and the sample count in the measurement block is not incremented, but the SSCH+RSCH count in the block is incremented.

References to the measurement block by the measurement-block-update facility, in order to accumulate measurement data at the suspension or completion of an I/O function, are single-access references and appear to be word concurrent as observed by CPUs.

The measurement block has the following format:

Word 0	SSCH+RSCH Count	Sample Count					
1	Device-Connect Time						
2	Function-Pending Time						
3	Device-Disconnect Time						
4	Control-Unit-Queuing Time						
5	Device-Active-Only Time						
6							
7	Reserved						
	0 1	16	31				

SSCH+RSCH Count: Bits 0-15 of word 0 are used as a binary counter. During the performance of a start function for which measurement-block update is active, when (1) the primary or secondary interruption condition, as appropriate, is recognized or (2) the suspend function is performed, the counter is incremented by adding one in bit position 15, and the measurement data is stored. The counter wraps around from the maximum value of 65,535 to 0. The program is not alerted when counter overflow occurs.

If the measurement-block-update mode is active and the subchannel is enabled for measuring, the SSCH+RSCH count is incremented even when the lack of measured values for an individual start function precludes the updating of the remaining fields of the measurement block or when the timing-facility bit for the subchannel is zero. The SSCH+RSCH count is not incremented if the measurement-block-update mode is inactive, if the subchannel is not enabled for the measurementblock update, or if subchannel-logout information has been generated for the start function.

Sample Count: Bits 16-31 of word 0 are used as a binary counter. When the time-accumulation fields following word 0 of the measurement block are updated, the counter is incremented by adding one in bit position 31. On some models, certain conditions may prevent the measurement-blockupdate facility from obtaining the accrued values of the measurement data for an individual start function, even when the measurement-blockupdate mode is active and the subchannel is enabled for that mode. The control unit may also signal that it was not able to accumulate an accurate queuing time. In these situations, the sample-count field is not incremented.

The counter wraps around from the maximum value of 65,535 to 0. The program is not alerted when counter overflow occurs. This field is not updated if the channel-subsystem-timing facility is not provided for the subchannel.

The System Library publication for the system model specifies the conditions, if any, that preclude the updating of the sample count and timeaccumulation fields of the measurement block.

Device-Connect Time: Bit positions 0-31 of word 1 contain the accumulation of measured device-connect-time intervals. The deviceconnect-time interval (DCTI) is the sum of the time intervals measured whenever the device is logically connected to a channel path while the subchannel is subchannel active and the device is actively communicating with the channel path. The device-connect time does not include the intervals when a device is logically connected to a channel path but is not actively communicating with the channel. The device reports the accumulation of time intervals when the device is logically connected but not actively communicating with the channel path as control-unit-defer time. control-unit-defer time is not included in the device-connect-time measurement but, instead, is added to the accrued device-disconnect-time measurement for the operation.

The time intervals are measured using a resolution of 128 microseconds. The accumulated value is modulo approximately 152.71 hours, and the program is not alerted when an overflow occurs. This field is not updated if (1) the channel-subsystem-timing facility is not provided for the subchannel, (2) the measurement-blockupdate mode is inactive, or (3) any of the time values accrued for the current start function has been detected to exceed the internal storage in which it was accrued.

Accumulation of device-connect-time intervals for a subchannel and storing this data in the ESW are not affected by whether the measurement-blockupdate mode is active. (See "Device-Connect-Time Measurement" on page 17-8.)

Function-Pending Time: Bit positions 0-31 of word 2 contain the accumulated SSCH- and RSCH-function-pending time. Function-pending time is the time interval between acceptance of the start function (or resume function if the subchannel is in the suspended state) at the subchannel and acceptance of the first command associated with the initiation or resumption of channel-program execution at the device.

When channel-program execution is suspended because of a suspend flag in the first CCW of a channel program, the suspension occurs prior to transferring the first command to the device. In this case, the function-pending time accumulated up to that point is added to the value in the function-pending-time field of the measurement block. Function-pending time is not accrued while the subchannel is suspended. Function-pending time begins to be accrued again, in this case, when RESUME SUBCHANNEL is subsequently executed while the designated subchannel is in the suspended state.

The function-pending-time interval is measured using a resolution of 128 microseconds. accumulated value is modulo approximately 152.71 hours, and the program is not alerted when an overflow occurs. This field is not updated if the channel-subsystem-timing facility is not provided for the subchannel.

Device-Disconnect Time: Bit positions 0-31 of word 3 contain the accumulated device-disconnect time. Device-disconnect time is the sum of the time intervals measured whenever the device is

logically disconnected from the channel subsystem while the subchannel is subchannel active. The device-disconnect time also includes the sum of control-unit-defer-time intervals reported by the device during the I/O operation.

Device-disconnect time is not accrued while the subchannel is in the suspended state. Device-disconnect time begins to be accrued again, in this case, on the first device disconnection after channel-program execution has been resumed at the device (the subchannel is again subchannel active).

The device-disconnect-time interval is measured by using a resolution of 128 microseconds. The accumulated value is modulo approximately 152.71 hours; the program is not alerted when an overflow occurs. This field is not updated if the channel-subsystem-timing facility is not provided for the subchannel.

The device-disconnect time does not include the interval between the primary-status condition and the secondary-status condition at the end of an I/O operation when the subchannel is no longer subchannel active but the I/O device is active. This time is accumulated in the device-active-only-time field of the measurement block.

Control-Unit-Queuing Time: Bit positions 0-31 of word 4 contain the accumulated control-unit-queuing time. Control-unit-queuing time is the sum of the time intervals measured by the control unit whenever the device is logically disconnected from the channel subsystem during an I/O operation while the device is busy with an operation initiated from a different system.

Control-unit-queuing time is not accrued while the subchannel is in the suspended state. Control-unit-queuing time may be accrued for the channel program after the subchannel becomes subchannel active following a successful resumption.

The control-unit-queuing-time field is updated such that bit 31 represents 128 microseconds. The accumulated value is modulo approximately 152.71 hours; the program is not alerted when an overflow occurs. This field is not updated if the channel-subsystem-timing facility is not provided for the subchannel or if the control unit does not provide a queuing time.

Device-Active-Only Time: Bit positions 0-31 of word 5 contain the accumulated device-active-only time. Device-active-only time is the sum of the time intervals when the subchannel is device active but not subchannel active at the end of an I/O operation or chain of I/O operations initiated by a start function or resume function.

Device-active-only time is not accumulated when the subchannel is device active during periods when the subchannel is active; such time is accumulated as device-connect time or devicedisconnect time, as appropriate.

The device-active-only-time field is updated such that bit 31 represents 128 microseconds. The accumulated value is modulo approximately 152.71 hours; the program is not alerted when an overflow occurs. This field is not updated if the channel-subsystem-timing facility is not provided for the subchannel.

Control-Unit-Defer Time: Control-unit-defer time is the sum of the time intervals measured by the control unit whenever the device is logically connected to the channel subsystem during an I/O operation but is not actively communicating with the channel because of device-dependent delays in channel-program execution. The control-unit-defer time is not stored in the measurement block as a separate measurement field but is used in the calculation of device-connect-time measurement and device-disconnect-time measurement for an operation.

Control-unit-defer time, if provided by a control unit, is accrued while the device is logically connected to the channel. The time is reported to the channel when channel-end status is presented that causes a device disconnection or terminates the I/O operation. Control-unit-defer time is subtracted from the device-connect-time measurement and is added to the device-disconnect-time measurement reported for the operation.

Reserved: The remaining words of the measurement block, along with any words associated with facilities that are not provided by the channel subsystem or the subchannel, are reserved for future use. They are not updated by the measurement-block-update facility.

Measurement-Block Origin

I The measurement-block origin is the beginning of I the measurement-block area in main storage. The l absolute address of the measurement-block origin, I specified on a 32-byte boundary, is passed in general register 2 to the measurement-blockupdate facility when SET CHANNEL MONITOR is executed with bit 62 of general register 1 set to one.

Measurement-Block Key

Bits 32-35 of general register 1 form the four-bit access key to be used for subsequent measurement-block updates when SET CHANNEL MONITOR causes the measurement-block-update mode to be made active. The measurement-block key is passed to the measurement-block-update facility whenever the measurement-block origin is passed.

Measurement-Block Index

The measurement-block index is set in the subchannel through the execution of MODIFY SUB-CHANNEL. The measurement-block index specifies which 32-byte measurement block, relative to the measurement-block origin, is to be used for accumulating the measurement-block parameters for that subchannel. The location of the measurement block of a subchannel is computed by the measurement-block-update facility by appending five riahtmost zeros to measurement-block index of the subchannel and adding the result to the measurement-block origin. The result is the absolute address of the 32-byte measurement block for that subchannel. When computed measurement-block address exceeds 231 - 1, a measurement-block programcheck condition is recognized, and measurementblock updating does not occur for the preceding subchannel-active period.

Programming Note: The initial value of the measurement-block index is zero. The program is responsible for setting the measurement-block index to the proper value prior to enabling the subchannel for the measurement-block-update mode and making the mode active. To ensure predictable results for the measured parameters in the measurement block, each subchannel for which measured parameters are to be accumulated must have a different value for its measurement-block index.

Measurement-Block-Update Mode

The measurement-block-update mode is made active by the execution of SET CHANNEL MONITOR with bit 62 of general register 1 set to one. If bit 62 of general register 1 is zero when SET CHANNEL MONITOR is executed, the mode is made inactive. When the measurement-blockupdate mode is inactive, no measurement values are accumulated in main storage. When the measurement-block-update mode is made active, the contents of general register 2 are passed to the measurement-block-update facility as the absolute address of the measurement-block origin. The MBK is also passed to the measurementblock-update facility as the access key to be used when updating the measurement block for each When the measurement-blocksubchannel. update mode is active, the measurement-blockupdate facility accumulates measurements in individual measurement blocks within measurement-block area for subchannels whose measurement-block-update-enable bit is one. (See the section "Measurement Block" on page 17-3 for a description of the measured parameters.)

If the measurement-block-update mode is already active when SET CHANNEL MONITOR is executed, the values for the measurement-block origin and measurement-block key that are used for a subchannel enabled for measuring by the measurement-block-update facility are dependent upon whether SET CHANNEL MONITOR is executed prior to, during, or subsequent to the execution of START SUBCHANNEL for that subchannel. If SET CHANNEL MONITOR is executed prior to START SUBCHANNEL, the current measurement-block origin and measurement-block key are in control. If SET CHANNEL MONITOR is executed during or subsequent to the execution of START SUBCHANNEL. it is unpredictable whether the measurement-block origin and measurement-block key that are in control are old or current.

Measurement-Block-Update Enable

Bit 11 of word 1 of the SCHIB is the measurement-block-update-enable bit. This bit provides the capability of controlling the accumulation of measurement-block parameters on a subchannel basis. The initial value of the enable bit is zero. When MODIFY SUBCHANNEL is executed with the enable bit set to one in the SCHIB.

the subchannel is enabled for the measurementblock-update mode. If the measurement-blockupdate mode is active. measurement-block-update facility accumulates measurement-block parameters for the subchannel, starting with the next START SUB-CHANNEL issued to that subchannel. Conversly, if MODIFY SUBCHANNEL is executed with bit 11 of word 1 of the SCHIB operand set to zero by the program, the subchannel is disabled for the measurement-block-update mode, and no additional measurement-block parameters are accumulated for that subchannel.

Control-Unit-Queuing Measurement

control-unit-queuing-measurement allows the channel subsystem to accept queuing times from control units and, in conjunction with the measurement-block-update facility, to accumulate those times in the measurement block.

The System Library publication for the control-unit model specifies its ability to supply queuing time. If a control-unit model is capable of supplying queuing time, the publication specifies the conditions that prevent the control unit from accumulating an accurate control-unit-queuing time.

Control-Unit-Defer Time

The control-unit-defer-time facility allows the channel subsystem to accept defer times from control units and, in conjunction with the measurement-block-update facility, to modify the device-connect and device-disconnect times reported in the measurement block to reflect the defer time. The control-unit-defer time is subtracted from the device-connect-time measurement and is added to the device-disconnect-time measurement reported for an I/O operation.

The System Library publication for the control-unit model specifies its ability to supply defer time. If a control-unit model is capable of supplying defer time, the publication specifies the conditions that prevent the control unit from accumulating an accurate control-unit-defer time.

Device-Active-Only Measurement

device-active-only-measurement facility permits the channel subsystem to report the times that the device is disconnected between primary status and secondary status at the end of an I/O operation or chain of I/O operations. The deviceactive-only time is accumulated in word 5 of the 32-byte measurement block. This time is not otherwise represented by the measurement data.

The measurement-block updates are performed at the time that secondary status is accepted from the I/O device, in order that the device-active time between primary status and secondary status can be reported.

If the subchannel is start pending when secondary status is accepted from the I/O device and the measurement-block update is to be performed, the measurement-block update is performed prior to performing the start function. If measurementblock errors occur, they are reported to the program along with the secondary status instead of performing the start function.

Time-Interval-Measurement Accuracy

On some models, when time intervals are to be measured and condition code 0 is set for START SUBCHANNEL (or RESUME SUBCHANNEL in the case of a suspended subchannel), a period of latency may occur prior to the initiation of the function-pending time measurement. The System Library publication for the system model specifies the mean latency value and variance for each of the measured time intervals.

Programming Notes:

- 1. Excessive delays may be encountered by the channel subsystem when attempting to update measurement data if the program is concurrently accessing the same measurement-block A programming convention should area. ensure that the storage block designated by SET CHANNEL MONITOR is made read-only while the measurement-block-update mode is
- 2. To ensure that programs written to support measurement functions are executed properly. the program should initialize all the measurement blocks to zeros prior to making the measurement-block-update mode active. Only zeros should appear in the reserved and unused words of the measurement blocks.

3. When the incrementing of an accumulated value causes a carry to be propagated out of bit position 0, the carry is ignored, and accumulating continues from zero on.

Device-Connect-Time Measurement

The device-connect-time-measurement facility provides the program with the capability of retrieving the length of time that a device is actively communicating with the channel subsystem while executing a channel program. The measured length of time that the device spends actively communicating on a channel path during the execution of a channel program is called the device-connect-time interval (DCTI). Control-unit-defer time is not included in the DCTI.

If timing facilities are provided for the subchannel, the DCTI value is passed to the program in the extended-status word (ESW) at the completion of the operation when the primary-status condition is cleared by TEST SUBCHANNEL and when TEST SUBCHANNEL clears an intermediate-status condition alone while the subchannel is suspended. The DCTI value passed in the ESW pertains to the previous subchannel-active period. passing of the DCTI in the ESW is under program control by the SET CHANNEL MONITOR deviceconnect-time-measurement mode-control bit and the corresponding enable bit in the subchannel. However, the DCTI value is not stored in the ESW if the I/O function initiated by START SUB-CHANNEL is terminated because of an error condition that is described by subchannel logout (see the section "Extended-Status Format 0" on page 16-32. In this case, the extended-status bit (L) of the SCSW is stored as one, indicating that the ESW contains logout information describing the error condition. See the section "Extended-Status Word" on page 16-32 for the description of the logout information. If the accrued DCTI value exceeded 8.388608 seconds during the previous subchannel-active period, then the maximum value (FFFF hex) is passed in the ESW.

Device-Connect-Time-Measurement Mode

The device-connect-time-measurement mode is made active by the execution of SET CHANNEL MONITOR when bit 63 of general register 1 is one. If bit 63 of general register 1 is zero when SET CHANNEL MONITOR is executed, the mode is made inactive, and DCTIs are not passed to the program. When timing facilities are provided for the device-connect-timesubchannel. measurement mode is active, and the subchannel is enabled for the mode, the DCTI value is passed to the program in the ESW stored when TEST SUBCHANNEL (1) clears the primary-interruption condition with no logout information indicated in the SCSW (extended-status-word-format bit is zero) or (2) clears the intermediate-status condition alone while the subchannel is suspended.

If a start function is currently being executed with a subchannel enabled for the device-connect-timemeasurement mode when SET CHANNEL MONITOR makes this mode active for the channel subsystem, the value of the DCTI stored under the appropriate conditions may be zero, a partial result, or the full and correct value, depending on the model and the progress of the start function at the time the mode was activated.

Provision of the DCTI value in the measurementblock area is not affected by whether the deviceconnect-time-measurement mode is active.

Device-Connect-Time-Measurement Enable

Bit 12 of word 1 of the SCHIB is the deviceconnect-time measurement-mode-enable bit. This bit provides the program with the capability of selectively controlling the storing of DCTI values for a subchannel when the device-connect-timemeasurement mode is active. The initial value of the enable bit is zero. When this enable bit is one in the SCHIB and MODIFY SUBCHANNEL is executed, the subchannel is enabled for the deviceconnect-time-measurement mode. lf device-connect-time-measurement mode is active. device-connect-time-measurement begins providing DCTI values for the subchannel, starting with the next START SUBCHANNEL issued to the subchannel. In this situation, the DCTI values are provided in the ESW (see the "Extended-Status section **Format** 2" on page 16-38). Similarly, if MODIFY SUB-

CHANNEL is executed with bit 12 of word 1 of the SCHIB operand set to zero by the program, the subchannel is disabled for the device-connect-time-measurement mode, and no further DCTI values are passed to the program for that subchannel.

Signals and Resets

During system operation, it may become necessary to terminate an I/O operation or to reset either the I/O system or a portion of the I/O system. (The I/O system consists of the channel subsystem plus all of the attached control units and devices.) Various signals and resets are provided for this purpose. Three signals are provided for the channel subsystem to notify an I/O device to terminate an operation or perform a reset function or both. Two resets are provided to cause the channel subsystem to reinitialize certain information contained either at the I/O device or at the channel subsystem.

Signals

The request that the channel subsystem initiate a signaling sequence is made by one of the following:

- The program's issuance of the CLEAR SUB-CHANNEL, HALT SUBCHANNEL, or RESET CHANNEL PATH instruction
- 2. The I/O device's signaling of I/O-error alert
 - The channel subsystem itself, upon detecting certain error conditions or equipment malfunctions

The three signals are the halt signal, the clear signal, and the reset signal.

Halt Signal

The halt signal is provided so the channel subsystem can terminate an I/O operation. The halt signal is issued by the channel subsystem as part of the halt function performed subsequent to the execution of HALT SUBCHANNEL. The halt signal is also issued by the channel subsystem when certain error conditions are encountered.

For the parallel-I/O-interface type of channel path, the halt signal results in the channel subsystem using the interface-disconnect sequence control defined in the System Library publication *IBM*

System/360 and System/370 I/O Interface Channel to Control Unit OEMI. GA22-6974.

For the ESCON I/O-interface type of channel path, the halt signal results in the channel subsystem using the cancel function defined in the System Library publication IBM Enterprise Systems Architecture/390 ESCON I/O Interface, SA22-7202.

For the FICON-I/O-interface or FICON-converted-I/O-interface type of channel path, the halt signal results in the channel subsystem using the cancel function defined in the ANSI standards document Fibre Channel - Single-Byte Command Code Sets-2 (FC-SB-2).

Clear Signal

The clear signal is provided so the channel subsystem can terminate an I/O operation and reset status and control information contained at the device. The clear signal is issued as part of the clear function performed subsequent to the execution of CLEAR SUBCHANNEL. The clear signal is also issued by the channel subsystem when certain error conditions or equipment malfunctions are detected by the I/O device or the channel subsystem.

For the parallel-I/O-interface type of channel path, the clear signal results in the channel subsystem using the selective-reset sequence control defined in the System Library publication *IBM System/360* and System/370 I/O Interface Channel to Control Unit OEMI, GA22-6974.

For the ESCON I/O-interface type of channel path, the clear signal results in the channel subsystem using the selective-reset function defined in the System Library publication *IBM Enterprise Systems Architecture/390 ESCON I/O Interface*, SA22-7202.

For the FICON-I/O-interface or FICON-converted-I/O-interface type of channel path, the clear signal results in the channel subsystem using the selective-reset function defined in the ANSI standards document *Fibre Channel - Single-Byte Command Code Sets-2 (FC-SB-2)*.

If an I/O operation is in progress at the device and the device is actively communicating over a channel path in the performance of that I/O operation when a clear signal is received on that channel path, the device disconnects from that channel path upon receiving the clear signal. Data transfer and any operation using the facilities of the control unit are immediately concluded, and the I/O device is not necessarily positioned at the beginning of a block. Mechanical motion not involving the use of the control unit, such as rewinding magnetic tape or positioning a diskaccess mechanism, proceeds to the normal stopping point, if possible. The device may appear busy until termination of the mechanical motion or the inherent cycle of operation, if any, whereupon it becomes available. Status information in the device and control unit is reset, but an interruption condition may be generated upon the completion of any mechanical operation.

Reset Signal

The reset signal is provided so the channel subsystem can reset all I/O devices on a channel path. The reset signal is issued by the channel subsystem as part of the channel-path-reset function performed subsequent to the execution of RESET CHANNEL PATH. The reset signal is also issued by the channel subsystem as part of the I/O-system-reset function.

For the parallel-I/O-interface type of channel path, the reset signal results in the channel subsystem using the system-reset sequence control defined in the System Library publication IBM System/360 and System/370 I/O Interface Channel to Control Unit OEMI, GA22-6974.

For the ESCON I/O-interface type of channel path, the reset signal results in the channel subsystem using the system-reset function defined in the System Library publication IBM Enterprise Systems Architecture/390 ESCON I/O Interface, SA22-7202.

For the FICON-I/O-interface or FICON-converted-I/O-interface type of channel path, the reset signal results in the channel subsystem using the system-reset function defined in the ANSI standards document Fibre Channel - Single-Byte Command Code Sets-2 (FC-SB-2).

Resets

Two resets are provided so the channel subsystem can reinitialize certain information contained at either the I/O device or the channel subsystem. The request that the channel subsystem initiate one of the reset functions is made by one of the following:

- 1. The program's issuance the RESET CHANNEL PATH instruction
- 2. The operator's activation of a system-resetclear or system-reset-normal key or a loadclear or load-normal key
- 3. The channel subsystem itself upon detecting certain error conditions or equipment malfunctions

The resets are channel-path reset and I/O-system reset.

Channel-Path Reset

The channel-path-reset facility provides a mechanism to reset certain indications that pertain to a designated channel path at all associated subchannels. Channel-path reset occurs when the channel subsystem performs the channel-pathreset function initiated by RESET CHANNEL (See "RESET CHANNEL PATH" on PATH. page 14-8.) All internal indications of dedicated allegiance, control unit busy, and device busy that pertain to the designated channel path are cleared in all subchannels, and reset is signaled on that channel path. The receipt of the reset signal by control units attached to that channel path causes all operations in progress and all status, mode settings, and allegiance, pertaining to that channel path, of the control unit and its attached devices to be reset. (See also the description of the systemreset-signal actions in "I/O-System Reset" on page 17-11.)

The results of the channel-path-reset function on the designated channel path are communicated to the program by means of a subsequent machinecheck-interruption condition generated by the channel subsystem (see "Channel-Subsystem Recovery" on page 17-18).

I/O-System Reset

The I/O-system-reset function is performed when the channel subsystem is powered on, when initial program loading is initiated manually (see "Initial Program Loading" on page 17-14), and when the system-reset-clear or system-reset-normal key is activated. The I/O-system-reset function cannot be initiated under program control; it must be initiated manually. I/O-system reset may fail to complete due to malfunctions detected at the channel subsystem or on a channel path. I/O-system reset is performed as part of subsystem reset, which also resets all floating interruption requests, including pending I/O interruptions. (See "Subon page 4-46.) system Reset" Detailed descriptions of the effects of I/O-system reset on the various components of the I/O system appear later in this chapter.

I/O-system reset provides a means for placing the channel subsystem and its attached I/O devices in the initialized state. I/O-system reset affects only the channel-subsystem configuration in which it is performed, including all channel-subsystem components configured to that channel subsystem. I/O-system reset has no effect on any system components that are not part of the channel-subsystem configuration that is being reset. The effects of I/O-system reset on the configured components of the channel subsystem are described in the following sections.

Channel-Subsystem State: I/O-system reset causes the channel subsystem to be placed in the initialized state, with all the channel-subsystem components in the states described in the following sections. All operations in progress are terminated and reset, and all indications of prior conditions are reset. These indications include status information, interruption conditions (but not pending interruptions), dedicated-allegiance conditions, pending channel reports, and all internal information regarding prior conditions and operations. In the initialized state, the channel subsystem has no activity in progress and is ready to perform the initial-program-loading (IPL) function or respond to I/O instructions, as described in Chapter 14, "I/O Instructions."

Control Units and Devices: I/O-system reset causes a reset signal to be sent on all configured channel paths, including those which are not physically available (as indicated by the PAM bit being

zero) because of a permanent error condition detected earlier. When the reset signal is received by a control unit, control-unit functions in progress, control-unit status, control-unit allegiance, and control-unit modes for the resetting channel path are reset. Device operations in progress, device status, device allegiance, and the device mode for the resetting channel path are also reset. Control-unit and device mode, allegiance, status, and I/O functions in progress for other channel paths are not affected.

For devices that are operating in the single-path mode, an operation can be in progress for, at most, one channel path. Therefore, if the reset signal is received on that channel path, the operation in progress is reset. Devices that have the dynamic-reconnection feature and are operating in the multipath mode, however, have the capability to establish an allegiance to a group of channel paths during an I/O operation, where all the channel paths of the path group are configured to the same channel subsystem. If an operation is in progress for a device that is operating in the multipath mode and the reset signal is received on one of the channel paths of that path group, then the operation in progress is reset for the resetting channel path only. Although the operation in progress cannot continue on the resetting channel path, it can continue on the other channel paths of the path group, subject to the following restrictions:

- 1. If the device is actively communicating with the channel subsystem on a channel path when it receives the reset signal on that channel path, then the operation is reset unconditionally, regardless of path groups.
- 2. If the operation is in progress in the multipath mode but the path group consists only of the resetting path, then the operation is reset.
- 3. Except as noted in item 2, if the operation in progress is currently in a disconnected state (device not actively communicating with the channel subsystem) or is active on another channel path of a path group, system reset has no effect upon the continued performance of the operation.

A control unit is completely reset after the reset signal has been received on all its channel paths, provided no new activity is initiated at the control unit between the receipt of the first and last reset signal. "Completely reset" means that the current

operation, if any, at the control unit is terminated and that control-unit allegiance, control-unit status, and the control-unit mode, if any, are reset.

An I/O device is completely reset after the reset signal has been received on all channel paths of all control units by which the device is accessible, provided no new activity is initiated at the device between the receipt of the first and last reset signal. "Completely reset" means that the current operation, if any, at the device is terminated and that device allegiance, device status, and the device mode are reset.

In summary, system reset always causes an operation in progress to be reset for the channel path on which the reset signal is received. If the resetting channel path is the only channel path for which the operation is in progress, then the operation is completely reset. If a device is actively communicating on a channel path over which the reset signal is received, then the operation in progress is unconditionally and completely reset.

The reset signal is not received by control units and devices on channel paths from which the control unit has been partitioned. A control unit is partitioned from a channel path by means of an enable/disable switch on the control unit for each channel path by which it is accessible. Multitagged, unsolicited status, if any, remains pending at the control unit for such a channel path in this case. However, from the point of view of the program, the control unit and device appear to be completely reset if the reset signal is received by the control unit on all the channel paths by which it is currently accessible.

The resultant reset state of individual control units and devices is described in the System Library publication for the control unit.

Channel Paths: I/O-system reset causes a reset signal to be sent on all configured channel paths and causes the channel subsystem to be placed in the reset and initialized state, as described in the previous sections. As a result of these actions, all communication between the channel subsystem and its attached control units and devices is terminated and the components reset, and all configured channel paths are made quiescent or are deconfigured.

Subchannels: I/O-system reset causes all operations on all subchannels to be concluded. Status information, all interruption conditions (but not pending interruptions), dedicated-allegiance conditions, and internal indications regarding prior conditions and operations in all subchannels are reset, and all valid subchannels are placed in the initialized state.

In the initialized state, the subchannel parameters of all valid subchannels are set to their initial values. The initial values of the following subchannel parameters are zeros:

- Interruption parameter
- I/O-interruption subclass code (ISC)
- Enabled
- · Limit mode
- Measurement mode
- · Multipath mode
- Path-not-operational mask
- Last-path-used mask
- Measurement-block index
- · Concurrent sense

The initial values of the following subchannel parameters are assigned as part of the installation procedure for the device associated with each valid subchannel:

- Timing facility
- Device number
- · Logical-path mask (same value as pathinstalled mask)
- Path-installed mask
- Path-available mask
- Channel-path ID 0-7

The values assigned may depend upon the particular system model and the configuration; dependencies, if any, are described in the System Library publication for the system model. Programming considerations may further constrain the values assigned.

The initial value of the path-operational mask is all ones.

The device-number-valid bit is one for all subchannels having an assigned I/O device.

The initial value of the model-dependent area of the subchannel-information block is described in the System Library publication for the system model.

The initial value of the subchannel-status word and extended-status word is all zeros.

The initialized state of the subchannel is the state specified by the initial values for the subchannel parameters described above. The description of the subchannel parameters can be found in "Subchannel-Information Block" on page 15-1, "Subchannel-Status Word" on page 16-6, and "Extended-Status Word" on page 16-32.

Channel-Path-Reset Facility: I/O-system reset causes the channel-path-reset facility to be reset. A channel-path-reset function initiated by RESET CHANNEL PATH, either pending or in progress, is overridden by I/O-system reset. The machinecheck-interruption condition, which signals the completion of a channel-path-reset function, is not generated for a channel-path-reset function that is pending or in progress at the time I/O-system reset occurs.

Address-Limit-Checking Facility: I/O-system reset causes the address-limit-checking facility to be reset. The address-limit value is initialized to all zeros and validated.

Channel-Subsystem-Monitoring I/O-system reset causes the channel-subsystemmonitoring facilities to be reset.

Facilities:

measurement-block-update mode and the deviceconnect-time-measurement mode, if active, are made inactive. The measurement-block origin and the measurement-block key are both initialized to zeros and validated.

Pending Channel Reports: I/O-system reset causes pending channel reports to be reset.

Channel-Subsystem Timer: I/O-system reset does not necessarily affect the contents of the channel-subsystem timer. In models that provide channel-subsystem-timer checking, I/O-system reset may cause the channel-subsystem timer to be validated.

Pending I/O Interruptions: I/O-system reset does not affect pending I/O interruptions. However, during subsystem reset, I/O interruptions are cleared concurrently with the performance of I/O-system reset. (See "Subsystem Reset" on page 4-46.)

Area Affected	Effect of I/O—System Reset ¹
Channel-subsystem state	Reset and initialized
Control units and devices	Reset
Channel paths	Quiescent
Subchannels	Reset and initialized
Interruption parameter	Zeros²
I/O-interruption-subclass code (ISC)	Zeros²
Enabled bit	Zero²
Address-limit-mode bits	Zeros²
Timing-facility bit	Installed value ²
Multipath-mode bit	Zero²
Measurement-mode bits	Zeros²
Device-number-valid bit	Installed value ²
Device number	Installed value ²
Logical-path mask	Equal to path-installed
	mask value ²
Path-not-operational mask	Zeros²
Last-path-used mask	Zeros²
Path-installed mask	Installed value ²
Measurement-block index	Zeros²
Path-operational mask	Ones ²
Path-available mask	Installed value ^{2 3}
Channel-path ID 0-7	Installed value ²
Concurrent-sense bit	Zero ²
Subchannel-status word	Zeros²
Extended-status word	Zeros²
Model-dependent area	Model dependent ²
Channel-path-reset facility	Reset
Address-limit-checking facility	Reset and initialized
Address-limit value	Zeros ²
Channel-subsystem-monitoring	Reset and initialized
facility	
Measurement-block-update mode	Inactive ²
Device-connect-time-measurement mode	Inactive ²
Measurement-block origin	Zeros ²
Measurement-block key	Zeros²
Pending channel-report words	Cleared
Channel-subsystem timer	Unchanged/validated
	I

Explanation:

- For a detailed description of the effect of I/O-system reset on each area, see the text.
- 2 Initialized value.
- Also subject to model-dependent configuration controls, if any.

Figure 17-1. Summary of I/O-System-Reset Actions

Externally Initiated Functions

I/O-system reset, which is an externally initiated function, is described in "I/O-System Reset" on page 17-11.

Initial Program Loading

Initial program loading (IPL) provides a manual means for causing a program to be read from a designated device and for initiating the execution of that program.

Some models may provide additional controls and indications relating to IPL; this additional information is specified in the System Library publication for the model.

IPL is initiated manually by setting the load-unitaddress controls to a four-digit number to designate an input device and by subsequently activating the load-clear or load-normal key. Activating the load-clear or load-normal key sets the architectural mode to the ESA/390 mode. For ease of reference, the additional elements of the description of the ESA/390 IPL are given below.

Activating the load-clear key causes a clear reset to be performed on the configuration.

Activating the load-normal key causes an initial CPU reset to be performed on this CPU, CPU reset to be propagated to all other CPUs in the configuration, and a subsystem reset to be performed on the remainder of the configuration.

In the loading part of the operation, after the resets have been performed, this CPU enters the load state. This CPU does not necessarily enter the stopped state during performance of the reset. The load indicator is on while the CPU is in the load state.

Subsequently, if conditions allow, a read operation is initiated from the designated input device and associated subchannel. The read operation is performed as if a START SUBCHANNEL instruction were executed that designated (1) the subchannel corresponding to the device number specified by the load-unit-address controls and (2) an ORB containing all zeros, except for a byte of all ones in the logical-path-mask field. The ORB parameters are interpreted by the channel subsystem as follows:

- Interruption parameter: All zeros
- Subchannel key: All zeros
- **Suspend control:** Zero (suspension not allowed)
- CCW format: Zero
- **CCW prefetch:** Zero (prefetching not allowed)
- Initial-status-interruption control: Zero (no request)
- Address-limit-checking control: Zero (no checking)
- Suppress suspended interruption: Zero (suppression not allowed)
- Logical-path mask: Ones (all channel paths logically available)

- Incorrect-length-suppression mode: Zero (ignored because format-0 CCWs are specified)
- Channel-program address: Absolute address
 0

The first CCW to be executed is not fetched from storage. Instead, the effect is as is an implied format-0 CCW, beginning in absolute location 0 and having the following detailed format, were executed:

In the illustration above, the CCW specifies a read command with the modifier bits zeros, a data address of 0, a byte count of 24, the chain-command flag one, the suppress-incorrect-length-indication flag one, the chain-data flag zero, the skip flag zero, the program-controlled-interruption (PCI) flag zero, the indirect-data-address (IDA) flag zero, and the suspend flag zero. The CCW fetched, as a result of command chaining, from location 8 or 16, as well as any subsequent CCW in the IPL sequence, is interpreted the same as a CCW in any I/O operation, except that any PCI flags that are specified in the IPL channel program are ignored.

At the time the subchannel is made start pending for the IPL read, it is also enabled, which ensures proper handling of subsequent status from the device by the channel subsystem and facilitates subsequent I/O operations using the IPL device. (Except for the subchannel used by the IPL I/O operation, each subchannel must first be made enabled by MODIFY SUBCHANNEL before it can accept a start function or any status from the device.)

When the IPL subchannel becomes status pending for the last operation of the IPL channel program, no I/O-interruption condition is generated. Instead, the subsystem ID is stored in absolute locations 184-187, zeros are stored in absolute locations 188-191, and the subchannel is cleared of the pending status as if TEST SUB-CHANNEL had been executed but without storing information usually stored in an IRB. If the subchannel-status field that would normally have

been stored is all zeros and the device-status field I that would normally have been stored contains only the channel-end indication, with or without the device-end indication, the IPL I/O operation is considered to be completed successfully. device-end status for the IPL I/O operation is provided separately after channel-end status, it causes an I/O-interruption condition to be generated. When the IPL I/O operation is completed successfully, a new PSW is loaded from absolute locations 0-7. If the PSW loading is successful and no malfunctions are recognized that preclude the completion of IPL, then the CPU leaves the load state, and the load indicator is turned off. If the rate control is set to the process position, the CPU enters the operating state, and CPU operation proceeds under control of the new PSW. If the rate control is set to the instruction-step position, the CPU enters the stopped state, with the manual indicator on, after the new PSW has been loaded.

If the IPL I/O operation or the PSW loading is not completed successfully, the CPU remains in the load state, and the load indicator remains on.

IPL does not complete when any of the following occurs:

- No subchannel contains a valid device number equal to the IPL device number specified by the load-unit-address controls.
- A malfunction is detected in the CPU, main storage, or channel subsystem that precludes the completion of IPL.
- · Unsolicited alert status is presented by the device subsequent to the subchannel becoming start pending for the IPL read and before the IPL subchannel becomes subchannel active. The IPL read operation is not initiated in this case.
- The IPL device appeared not operational on all available channel paths to the device, or there were no available channel paths.
- · The IPL device presented a status byte containing indications other than channel end, device end. status modifier, control unit end. control unit busy, device busy, or retry status during the IPL I/O operation. Whenever control unit end, control unit busy, or device busy is presented in the status byte, normal path-management actions are taken.

- A subchannel-status indication other than PCI was generated during the IPL I/O operation.
- The PSW loaded from absolute locations 0-7 has a PSW-format error of the type that is recognized early.

Except in the cases of no corresponding subchannel for the device number entered or a machine malfunction, the subsystem ID of the IPL device is stored in absolute locations 184-187: otherwise, the contents of these locations are unpredictable. In all cases of unsuccessful IPL, the contents of absolute locations 0-7 are unpredictable.

Subsequent to a successful IPL, the subchannel parameters contain the normal values as if an actual START SUBCHANNEL had been executed. designating the ORB as described above.

Programming Notes:

- 1. The information read and placed at absolute locations 8-15 and 16-23 may be used as CCWs for reading additional information during the IPL I/O operation: the CCW at location 8 may specify reading additional CCWs elsewhere in storage, and the CCW at location 16 may specify the transfer-in-channel command, causing transfer to these CCWs.
- 2. The status-modifier bit has its normal effect during the IPL I/O operation, causing the channel subsystem to fetch and chain to the CCW whose address is 16 higher than that of the current CCW. This applies also to the initial chaining that occurs after completion of the read operation specified by the implicit CCW.
- 3. The PSW that is loaded at the completion of the IPL operation may be provided by the first eight bytes of the IPL I/O operation or may be placed at absolute locations 0-7 by a subsequent CCW.
- 4. Activating the load-normal key implicitly specifies the use of the first 24 bytes of main storage and the eight bytes at absolute locations 184-191. Since the remainder of the IPL program may be placed in any part of storage, it is possible to preserve such areas of storage as may be helpful in debugging or recovery. The IPL program should not be placed in the low 512 bytes of storage since that area is reserved as described in a pro-

gramming note under "Compatibility between z/Architecture and ESA/390" on page 1-15. When the load-clear key is activated, the IPL program starts with a cleared machine in a known state, except that information on external storage remains unchanged.

5. When the PSW at absolute location 0 has bit 14 set to one, the CPU is placed in the wait state after the IPL operation is completed. At that point, the load and manual indicators are off, and the wait indicator is on.

Reconfiguration of the I/O System

Reconfiguration of the I/O system is handled in a model-dependent manner. For example, changes may be made under program control, by using the model-dependent DIAGNOSE instruction; or manually, by using system-operator configuration controls; or by using a combination of DIAGNOSE and manual controls. The method used depends on the system model. The System Library publication for the system model specifies how the changes are made. The partitioning of channel paths because of reconfiguration is indicated by the setting of the PAM bits in the SCHIB stored when STORE SUBCHANNEL is executed (see "Path-Available Mask (PAM)" on page 15-7).

Status Verification

The status-verification facility provides the channel subsystem with a means of indicating that a device has presented a device-status byte that has valid CBC but that contained a combination of bits that was inappropriate when the status byte was presented to the channel subsystem. indication provided to the program in the ESW by the channel subsystem is called device-status check. When the channel subsystem recognizes a device-status-check condition, an interfacecontrol-check condition is also recognized. For a summary of the status combinations considered to be appropriate or inappropriate, see the System Library publications IBM Enterprise Systems Architecture/390 **ESCON** 1/0 Interface. SA22-7202, and IBM System/360 and System/370 I/O Interface Channel to Control Unit OEMI, GA22-6974, and the ANSI standards document Fibre Channel - Single-Byte Command Code Sets-2 (FC-SB-2).

Address-Limit Checking

The address-limit-checking facility provides a storage-protection mechanism for I/O data accesses to storage that augments key-controlled protection. When address-limit checking is used, absolute storage is divided into two parts by a program-controlled address-limit value. I/O data accesses can then be optionally restricted to only one of the two parts of absolute storage by the limit mode at each subchannel. The address-limit constraint applies regardless of key-controlled protection, that is, even when the subchannel key is zero or matches the key in storage. Address-limit checking does not apply to the fetching of CCWs and IDAWs.

The address-limit-checking facility consists of the following elements:

- The I/O instruction SET ADDRESS LIMIT.
- The limit mode at each subchannel.
- The address-limit-checking-control bit in the ORB.

The execution of SET ADDRESS LIMIT passes the contents of general register 1 to the address-limit-checking facility to be used as the address-limit value. Bits 32 and 48-63 of general register 1 must be zeros to designate a valid absolute address on a 64K-byte boundary; otherwise, an operand exception is recognized, and the execution of the instruction is suppressed.

The limit mode at each subchannel indicates the manner in which address-limit checking is to be performed. The limit mode is set by placing the desired value in bit positions 9 and 10 of word 1 in the SCHIB and executing MODIFY SUBCHANNEL. The settings of these bits in the SCHIB have the following meanings:

- 00 No limit checking (initialized value).
- O1 Data address must be equal to or greater than the current address limit.
- 10 Data address must be less than the current address limit.
- 11 Reserved. This combination of limit-mode bits causes an operand exception to be recognized when MODIFY SUBCHANNEL is executed.

The address-limit-checking-control bit, bit 11 of word 1 of the ORB, specifies whether addresslimit checking is to be used for the start function that is accepted when the execution of START SUBCHANNEL causes the contents of the ORB to be passed to the subchannel. If the address-limitchecking-control bit is zero when the contents of the ORB are passed, address-limit checking is not specified for that start function. If the bit is one, address-limit checking is specified and is under the control of the current address limit and the current setting of the limit mode at the subchannel.

During the performance of the start function, an attempt to access an absolute storage location for data that is protected by an address limit (either high or low) is recognized as an address-limit violation, and the access is not allowed. A programrecognized, check condition is channel-program execution is terminated, just as when an attempt is made to access an invalid address.

Configuration Alert

The configuration-alert facility provides a detection mechanism for devices that are not associated with a subchannel in the configuration. configuration-alert facility notifies the program, by means of a channel report, that a device which is not associated with a subchannel has attempted to communicate with the program.

Each device must be assigned to a subchannel during an installation procedure; otherwise, the channel subsystem is unable to generate an I/O-interruption condition for the device. This is because the I/O-interruption code contains the subchannel number that identifies the particular device causing the I/O-interruption condition. When a device that is not associated with a subchannel attempts to communicate with the channel subsystem, the configuration-alert facility generates a channel report in which the unassociated device is identified. For a description of the means by which the program is notified of a pending channel report and how the information in the channel report is retrieved, see "Channel Report" on page 17-19.

Incorrect-Length-Indication Suppression

The incorrect-length-indication-suppression facility allows the indication of incorrect length for immediate operations to be suppressed in the same manner when using format-1 CCWs as when using format-0 CCWs. When the incorrect-lengthindication-suppression facility is installed, bit 24 of word 1 of the ORB specifies whether the channel subsystem is to suppress the indication of incorrect length for an immediate operation when format-1 CCWs are used or whether this indication will remain under the control of the SLI flag of the current CCW (as is the case for CCWs not executed as immediate operations). This bit provides the capability for a channel program to operate in the same manner regarding the indication of incorrect length regardless of whether format-0 or format-1 CCWs are used.

Concurrent Sense

The concurrent-sense facility provides a mechanism whereby sense information that is provided by the device can be presented by the channel subsystem to the program in the same IRB that contains the unit-check indication when the subchannel is in the concurrent-sense mode. concurrent-sense mode is made active at a subchannel for which the concurrent-sense facility is applicable when MODIFY SUBCHANNEL is executed and bit 31 of word 6 of the SCHIB operand is set to one. The concurrent-sense facility is applicable to subchannels that are associated with channel paths by which the channel subsystem can attempt to retrieve sense information from the device without requiring program intervention.

Channel-Subsystem Recovery

The channel subsystem provides a recovery mechanism for extensive detection of malfunctions and other conditions to ensure the integrity of channel-subsystem operation and to achieve automatic recovery of some malfunctions. reporting methods are used by the channelsubsystem recovery mechanism to assist in program recovery, maintenance, and repair.

The method used to report a particular malfunction or other condition is dependent upon the severity of the malfunction or other condition and the degree to which the malfunction or other condition can be isolated. A malfunction or other condition in the channel subsystem may be indicated to the program by information being stored by one of the following methods:

- Information is provided in the IRB describing a condition that has been recognized by either the channel subsystem or device that must be brought to the attention of the program. Generally, this information is made available to the program by the execution of TEST SUBCHANNEL, which is usually executed in response to the occurrence of an I/O interruption. (See "Interruption Action" on page 16-5, for a definition of the information stored, Chapter 6, "Interruptions" on page 6-1.)
- 2. Information is provided in a channel report describing a machine malfunction affecting the identified facility within the channel subsystem. This information is made available to the program by the execution of STORE CHANNEL REPORT WORD, which is usually executed in response to the occurrence of a machine-check interruption. (See Chapter 11, "Machine-Check Handling" on page 11-1 for a description of the machine-check-interruption mechanism and the contents of the machine-check-interruption code.)
- 3. Information is provided in a channel report describing a malfunction or other condition affecting a collection of channel-subsystem facilities. This information is made available to the program as indicated in item 2.
- Information is provided in the machine-checkinterruption code (MCIC) describing a malfunction affecting the continued operational integrity of the channel subsystem. (See "Channel-Subsystem Damage" on page 11-18.)
- 5. Information is provided in the MCIC describing a malfunction affecting the continued operational integrity of a process or of the system. (See "Instruction-Processing Damage" on page 11-16 and "System Damage" on page 11-16.)

Channel reports are used to report malfunctions or other conditions only when the use of the I/O-interruption facility is not appropriate and in preference to reporting channel-subsystem damage, instruction-processing damage, or system damage.

Channel Report

When a malfunction or other condition affecting elements of the channel subsystem has been recognized, a channel report is generated. The performance of recovery actions by the program or by external means may be required to gain recovery from the error condition. The channel report indicates the source of the channel report and the recovery state to the extent necessary for determining the proper recovery action. A channel report consists of one or more channel-report words (CRWs) that have been generated from an analysis of the malfunction or other condition. The inclusion of two or more CRWs within a channel report is indicated by the chaining flag being stored as one in all of the CRWs of the channel report except the last one in the chain.

When a channel report is made pending by the channel subsystem for retrieval and analysis by the program (by means of the execution of STORE CHANNEL REPORT WORD), a malfunction or other condition that affects the normal operation of one or more of the channelsubsystem facilities has been recognized. If the channel report that is made pending is an initial channel report, a machine-check-interruption condition is generated that indicates one or more CRWs are pending at the channel subsystem. A channel report is initial either if it is the first channel report to be generated after the most recent I/O-system reset or if no previously generated reports are pending and the last STORE CHANNEL REPORT WORD instruction that was executed resulted in the setting of condition code 1, indicating that no channel report was pending. When the machine-check interruption occurs and bit 9 of the machine-check-interruption code (channel report pending) is one, a channel report is pending. If the program clears the first CRW of a channel report before the associated machinecheck interruption has occurred, some models may reset the machine-check-interruption condition, and the associated machine-check interruption does not occur. A machine-check interruption indicating that a channel report is pending occurs only if the machine-check mask (PSW bit 13) and the channel-report-pending subclass mask, bit 3 of control register 14, are both ones.

If the channel report that is made pending is not an initial channel report, a machine-checkinterruption condition is not generated. The CRW that is presented to the program in response to the first STORE CHANNEL REPORT WORD instruction that is executed after a machine-check interruption may or may not be part of the initial channel report that caused the machine-check condition to be generated. A pending channelreport word is cleared by any CPU executing STORE CHANNEL REPORT WORD, regardless of whether a machine-check interruption has occurred in any CPU. If a CRW is not pending and STORE CHANNEL REPORT WORD is executed, condition code 1 is set, and zeros are stored at the location designated by the secondoperand address. During the execution of STORE CHANNEL REPORT WORD as a result of receiving a machine-check interruption, condition code 1 may be set, and zeros may be stored because (1) the related channel report has been cleared by another CPU or (2) a malfunction occurred during the generation of a channel report. In the latter case, if, during a subsequent attempt, a valid channel report can be made pending, an additional machine-check-interruption condition is generated.

When a channel report consists of multiple chained CRWs, they are presented to the program in the same order that they are placed in the chain by the channel subsystem as a result of consecutive executions of STORE CHANNEL REPORT WORD. If, for example, the first CRW of a chain is presented to the program as a result of executing STORE CHANNEL REPORT WORD, then the CRW that is presented as a result of the next execution of STORE CHANNEL REPORT WORD is the second CRW of the same chain and not a CRW that is part of another channel report.

Channel reports are not presented to the program in any special order, except for channel reports whose first or only CRW indicates the same reporting-source code and the same reportingsource ID. These channel reports are presented to the program in the same order that they are generated by the channel subsystem, but they are not necessarily presented consecutively. example, suppose the channel subsystem generates channel reports A, B, and C, in that order. The first CRW of channel reports B and C indicates the same reporting-source code and the same reporting-source ID. Channel report B is presented to the program before channel report C is presented, but channel report A may be presented after channel report B and before channel report C.

Programming Notes:

- 1. The information that is provided in a single CRW may be made obsolete by another CRW that is subsequently generated for the same channel-subsystem facility. Therefore, the information that is provided in one channel report should be interpreted in light of the information provided by all of the channel reports that are pending at a given instant.
- 2. A machine-check-interruption condition is not always generated when a channel report is made pending. The conditions that result in a machine-check-interruption condition being generated are described earlier in this section.
- 3. After a machine-check interruption has occurred with bit 9 of the machine-checkinterruption code set to one. STORE CHANNEL REPORT WORD should be issued repeatedly until all of the pending channel reports have been cleared and condition code 1 has been set.
- 4. A CRW-overflow condition can occur if the program does not issue successive STORE CHANNEL REPORT WORD instructions in a timely manner after the machine-check interruption occurs.
- 5. The number of CRWs that can be pending at the same time is model dependent. During the existence of an overflow condition, CRWs that would have otherwise been made pending are lost and are never presented to the program.

Channel-Report Word

The channel-report word (CRW) provides information to the program that can be used to facilitate the recovery of an I/O operation, a device, or some element of the channel subsystem, such as a channel path or subchannel. The format of the CRW is as follows.

0	S	R	С	RSC	Α	0	ERC		Reporting-Source ID	
0	1	2	3	4	8	1	L0	16		31

Solicited CRW (S): Bit 1, when one, indicates a solicited CRW. A CRW is considered by the channel subsystem to be solicited if it is made pending as the direct result of some action that is taken by the program. When bit 1 is zero, the CRW is unsolicited and has been made pending as the result of an action taken by the channel subsystem that is independent of the program.

Overflow (R): Bit 2, when one, indicates that a CRW-overflow condition has been recognized since this CRW became pending and that one or more CRWs have been lost. This bit is one in the CRW that has most recently been set pending when the overflow condition is recognized. When bit 2 is zero, a CRW-overflow condition has not been recognized.

A CRW that is part of a channel report is not made pending, even though the overflow condition does not exist, if an overflow condition prevented a previous CRW of that report from being made pending.

Chaining (C): Bit 3, when one, and when the overflow flag is zero, indicates chaining of associated CRWs. Chaining of CRWs is indicated whenever a malfunction or other condition is described by more than a single CRW. The chaining flag is zero if the channel report is described by a single CRW or if the CRW is the last CRW of a channel report.

The chaining flag is not meaningful if the overflow bit, bit 2, is one.

Reporting-Source Code (RSC): Bits 4-7 identify the channel-subsystem facility that is associated with the channel report. Some facilities are further identified in the reporting-source-identification field (see below). The following combinations of bits identify the facilities:

	Bits			
4	5	6	7	Facility
0	0	1	0	Monitoring facility
0	0	1	1	Subchannel
0	1	0	0	Channel path
1	0	0	1	Configuration-alert facility
1	0	1	1	Channel subsystem

All other bit combinations in the reporting-sourcecode field are reserved.

Ancillary Report (A): Bit 8, when one, indicates that a malfunction of a system component has occurred that was recognized previously or that affected the activity of multiple channel-subsystem facilities. When the malfunction affects the activity of multiple channel-subsystem facilities, an ancillary-report condition is recognized for all of the affected facilities except one. This bit, when zero, indicates that this malfunction of a system component was not recognized previously. This bit is meaningful for all channel reports.

Depending on the model, recognition of an ancillary-report condition may not be provided, or it may not be provided for all system malfunctions that affect channel-subsystem facilities. When ancillary-report recognition is not provided, bit 8 is set to zero.

Error-Recovery Code (ERC): Bits 10-15, when zero, indicate that the channel subsystem has error information regarding the channel-subsystem facility identified in the reporting-source code, and that the program can now request that information. Otherwise, bit positions 10-15 contain the errorrecovery code that defines the recovery state of the channel-subsystem facility identified in the reporting-source code. This field, when used in conjunction with the reporting-source code, can be used by the program to determine whether the identified facility has already been recovered and is available for use or whether recovery actions The following error-recovery are still required. codes are defined:

Bits

10	11	12	13	14	15	State
0	0	0	0	0	0	Event-information pending
0	0	0	0	0	1	Available
0	0	0	0	1	0	Initialized
0	0	0	0	1	1	Temporary error
0	0	0	1	0	0	Installed parameters initial-
						ized
0	0	0	1	0	1	Terminal
0	0	0	1	1	0	Permanent error with facility
						not initialized
0	0	0	1	1	1	Permanent error with facility
						initialized
0	0	1	0	0	0	Installed parameters modi-
						fied

All other bit combinations in the error-recoverycode field are reserved.

The specific meaning of each error-recovery code depends on the particular reporting-source code that accompanies it in a CRW. The error-recovery codes are defined as follows:

Event-Information Pending: Event information for the identified facility is available for retrieval by the program. This CRW does not indicate the state of the identified facility.

Available: The identified facility is in the same state that the program would expect if the CRW had not been generated.

Initialized: The identified facility is in the same state that existed immediately following the I/O-system reset that was part of the most recent system IPL.

| Temporary Error: The identified facility is not operating in a normal manner or has recognized the occurrence of an abnormal event. expected that subsequent actions either will restore the facility to normal operation or will record the appropriate information describing the abnormal event.

Installed Parameters Initialized: This state is the same as the initialized state, except that one or more parameters that are associated with the facility and that are not modifiable by the program may have been changed.

Terminal: The identified facility is in a state such that an operation that was in progress can neither be completed nor terminated in the normal manner.

Permanent Error with Facility Not Initialized: The identified facility is in a state of malfunction, and the channel subsystem has not caused a reset function to be performed for that facility.

Permanent Error with Facility Initialized: identified facility is in a state of malfunction, and the channel subsystem has caused or may have caused a reset function to be performed for that

Installed Parameters Modified: One or more parameters of the specified facility have been changed.

Reporting-Source ID (RSID): Bit positions 16-31 contain the reporting-source ID, which may, depending upon the condition that caused the channel report and the reporting-source code, either further identify the affected channelsubsystem facility or provide additional information describing the condition that caused the channel report. The RSID field has the following format as a function of the bit settings of the reportingsource code.

Reporting-Source

	Co	de		Rep	orting	-Sourc	e ID
4	5	6	7		Bits	16-31	
0	0	1	0	0000	0000	0000	0000
0	0	1	1	XXXX	XXXX	XXXX	XXXX
0	1	0	0	0000	0000	уууу	уууу
1	0	0	1	0000	0000	уууу	уууу
1	0	1	1	0000	0000	0000	0000

Note:

XXXX XXXX XXXX	Subchannel number	
уууу уууу	Channel-path	ID
	(CHPID)	

Channel-Subsystem-I/O-Priority **Facility**

The channel-subsystem-I/O-priority facility provides a means by which the program can establish a priority relationship, at the channel subsystem, among the subchannels that are placed into the start-pending state when START SUBCHANNEL is executed and condition code 0

I is indicated. For I/O-subchannels that are config-I ured to fibre-channel channel paths (FICON and I FICON-converted channel paths), it also provides I a means by which the program can establish a I priority relationship for I/O operations at the fibre-I channel-attached control units.

The program assigns the desired channell subsystem priority and control-unit priority by l specifying the desired priority numbers in the ORB extension when START SUBCHANNEL is executed.

The channel-subsystem-priority number specified in the ORB is used by the channel subsystem to determine the order in which start-pending and resume-pending subchannels are selected when the channel subsystem attempts to initiate a start function or a resume function. See the section "Start Function and Resume Function" on page 15-17 for details about these functions. In general, I/O subchannels that are in the startpending or resume-pending state and have a higher priority number are selected for startfunction or resume-function initiation by the channel subsystem before start-pending or resume-pending subchannels that have a lower priority number. The specific priority selection algorithm used by the channel subsystem for this purpose depends on the model. Additionally, the channel subsystem also applies a fairness selection algorithm in conjunction with the priority selection algorithm when selecting I/O subchannels. The specific fairness selection algorithm also depends on the model. For all models, the channel-subsystem priority and fairness selection algorithms are always applied to I/O subchannels that are either start pending or resume pending. Some models may also apply both algorithms to subchannels that are either clear pending or halt pending. See a model's System-Library publication for a description of the priority and fairness selection algorithms that the model provides and whether these algorithms are also applied to clear-pending or halt-pending subchannels.

The control-unit-priority number specified in the ORB is used by control units attached to fibre-channel channel paths in order to determine the priority of the execution of CCWs at the control unit. See "Control-Unit (CU) Priority:" on page 15-25 for additional information.

Number of Channel-Subsystem-Priority Levels

Depending on the model, fewer than 256 channel-subsystem-priority levels may be provided by the channel subsystem. Each priority level that the model provides is designated by an eight-bit unsigned binary integer. The lowest provided channel-subsystem-priority level is designated by the integer 0, and each succeeding higher priority level is designated by the next-higher sequential integer. For example, if the model provides 16 priority levels, they are numbered 0-15, respectively, from the lowest priority level to the highest priority level.

Chapter 18. Hexadecimal-Floating-Point Instructions

LOAD AND TEST
LOAD COMPLEMENT 18-14
LOAD FP INTEGER 18-15
LOAD LENGTHENED 18-15
LOAD NEGATIVE 18-16
LOAD POSITIVE 18-16
LOAD ROUNDED 18-17
MULTIPLY 18-18
SQUARE ROOT 18-19
SUBTRACT NORMALIZED 18-21
SUBTRACT UNNORMALIZED 18-21

HFP Arithmetic

HFP Number Representation

A hexadecimal-floating-point (HFP) number consists of a sign bit, a hexadecimal fraction, and an unsigned seven-bit binary integer called the characteristic. The characteristic represents a signed exponent and is obtained by adding 64 to the exponent value (excess-64 notation). The range of the characteristic is 0 to 127, which corresponds to an exponent range of -64 to +63. The magnitude of an HFP number is the product of its fraction and the number 16 raised to the power of the exponent that is represented by its characteristic. The number is positive or negative depending on whether the sign bit is zero or one, respectively.

The fraction of an HFP number is treated as a hexadecimal number because it is considered to be multiplied by a number which is a power of 16. The name, fraction, indicates that the radix point is assumed to be immediately to the left of the leftmost fraction digit.

When an HFP operation would cause the result exponent to exceed 63, the characteristic wraps around from 127 to 0, and an HFP-exponent-overflow condition exists. The result characteristic is then too small by 128. When an operation would cause the exponent to be less than -64, the characteristic wraps around from 0 to 127, and an HFP-exponent-underflow condition exists. The result characteristic is then

too large by 128, except that a zero characteristic is produced when a true zero is forced.

A true zero is an HFP number with a zero characteristic and zero fraction. A true zero may arise as the normal result of an arithmetic operation because of the particular magnitude of the operands. For HFP operations, the result is forced to be a positive true zero when:

- An HFP exponent underflow occurs and the HFP-exponent-underflow mask bit in the PSW is zero.
- 2. The result fraction of an addition or subtraction operation is zero and the HFP-significance mask bit in the PSW is zero.
- 3. The operand of the CONVERT FROM FIXED instruction is zero.
- 4. The dividend in the DIVIDE instruction has a zero fraction.
- 5. The operand of the HALVE, LOAD FP INTEGER, or SQUARE ROOT instruction has a zero fraction.
- 6. One or both operands of a multiplication operation has a zero fraction.

Item 2, above, applies to normalized and unnormalized instructions.

When a program interruption for HFP exponent underflow occurs, a true zero is not forced; instead, the fraction and sign remain correct, and the characteristic is too large by 128. When a program interruption for HFP significance occurs,

© Copyright IBM Corp. 1990-2001 18-1

	Nonzero		Result True Zero	Zero Result Made Positive		
Instruction	Result Normalized	Short and Long	Extended	Short and Long	Extended	
ADD NORMALIZED	Yes	Y/N	Y/N	Yes	Yes	
ADD UNNORMALIZED	No	Y/N	-	Yes	-	
CONVERT BFP TO HFP ¹	Yes	Yes	-	No	-	
CONVERT FROM FIXED	Yes	Yes	Yes	Yes	Yes	
DIVIDE	Yes	Yes	Yes	Yes	Yes	
HALVE	Yes	Yes	-	Yes	-	
LOAD1	No	No	No	No	No	
LOAD AND TEST	No	No	Yes	No	No	
LOAD COMPLEMENT	No	No	Yes	No	No	
LOAD FP INTEGER	Yes	Yes	Yes	Yes	Yes	
LOAD LENGTHENED	No	No	Yes	No	No	
LOAD NEGATIVE	No	No	Yes	No	No	
LOAD POSITIVE	No	No	Yes	Yes	Yes	
LOAD ROUNDED	No	No	-	No	-	
LOAD ZERO1	-	Yes	Yes	Yes	Yes	
MULTIPLY	Yes	Yes	Yes	Yes	Yes	
SQUARE ROOT	Yes	Yes	Yes	Yes	Yes	
STORE ¹	No	No	-	No	-	
SUBTRACT NORMAL- IZED	Yes	Y/N	Y/N	Yes	Yes	
SUBTRACT UNNOR- MALIZED	No	Y/N	-	Yes	-	

Explanation:

- Not applicable.
- 1 Floating-point-support instruction.
- Y/N When the HFP-significance mask bit (PSW bit 23) is zero, a true zero is forced. When the HFP-significance mask bit is one, the characteristic remains unchanged, and a program interruption for HFP significance occurs.

Figure 18-1. Normalization and Zero Handling for Instructions with HFP Results

the fraction remains zero, the sign is positive, and the characteristic remains correct.

zero fraction is positive. The sign for a zero fraction resulting from other HFP operations is estab-

FIXED, or the result of LOAD FP INTEGER with a

The sign of a sum, difference, product, quotient, square root, the result of CONVERT FROM lished from the operand sign, the same as for nonzero fractions.

Normalization

A quantity can be represented with the greatest precision by an HFP number of a given fraction length when that number is normalized. A normalized HFP number has a nonzero leftmost hexadecimal fraction digit. If one or more leftmost fraction digits are zeros, the number is said to be unnormalized.

Unnormalized numbers are normalized by shifting the fraction left, one digit at a time, until the left-most hexadecimal digit is nonzero and reducing the characteristic by the number of hexadecimal digits shifted. A number with a zero fraction cannot be normalized; either its characteristic remains unchanged or its characteristic is made zero when the result is forced to be a true zero.

Addition and subtraction with extended operands, as well as the MULTIPLY, DIVIDE, CONVERT FROM FIXED, HALVE, LOAD FP INTEGER, and SQUARE ROOT operations, are performed only with normalization. Addition and subtraction with short or long operands may be specified as either normalized or unnormalized. For all other operations, the result is produced without normalization.

With unnormalized operations, leftmost zeros in the result fraction are not eliminated. The result may or may not be in normalized form, depending upon the original operands.

In both normalized and unnormalized operations, the initial operands need not be in normalized form. The operands for multiply, divide, and square-root operations are normalized before the arithmetic process. For other normalized operations, normalization takes place when the intermediate arithmetic result is changed to the final result.

When the intermediate result of addition, subtraction, or rounding causes the fraction to overflow, the fraction is shifted right by one hexadecimal-digit position, and the value one is supplied to the vacated leftmost digit position. The fraction is then truncated to the final result length, while the characteristic is increased by

one. This adjustment is made for both normalized and unnormalized operations.

Figure 18-1 on page 18-2 summarizes, for all instructions producing HFP results, the handling of zero results and whether normalization occurs for nonzero results.


Programming Note: Up to three leftmost bits of the fraction of a normalized number may be zeros, since the nonzero test applies to the entire leftmost hexadecimal digit.

HFP Data Format


HFP numbers have a 32-bit (short) format, a 64-bit (long) format, or a 128-bit (extended) format. Numbers in the short and long formats may be designated as operands both in storage and in the floating-point registers, whereas operands having the extended format can be designated only in the floating-point registers.

In all formats, the first bit (bit 0) is the sign bit (S). The next seven bits are the characteristic. In the short and long formats, the remaining bits constitute the fraction, which consists of six or 14 hexadecimal digits, respectively.


Short HFP Number




Long HFP Number



Extended HFP Number





An extended HFP number has a 28-digit fraction and consists of two long HFP numbers that are called the high-order and low-order parts. The high-order part may be any long HFP number. The fraction of the high-order part contains the leftmost 14 hexadecimal digits of the 28-digit fraction. The characteristic and sign of the high-order part are the characteristic and sign of the extended HFP number. If the high-order part is normalized, the extended number is considered normalized. The fraction of the low-order part contains the rightmost 14 digits of the 28-digit fraction. The sign and characteristic of the loworder part of an extended operand are ignored.

When a result is generated in the extended format and placed in a register pair, the sign of the loworder part is made the same as that of the highorder part, and, unless the result is a true zero, the low-order characteristic is made 14 less than the high-order characteristic. When the subtraction of 14 would cause the low-order characteristic to become less than zero, the characteristic is made 128 greater than its correct value. (Thus, the subtraction is performed modulo 128.) HFP exponent underflow is indicated only when the high-order characteristic underflows.

When an extended result is made a true zero, both the high-order and low-order parts are made a true zero.

The range covered by the magnitude (M) of a normalized HFP number depends on the format.

In the short format:

 $16-65 \le M \le (1 - 16-6) \times 1663$

In the long format:

 $16-65 \le M \le (1 - 16-14) \times 1663$

In the extended format:

 $16-65 \le M \le (1 - 16-28) \times 1663$

In all formats, approximately:

 $5.4 \times 10^{-79} \le M \le 7.2 \times 10^{75}$

Although the final result of an HFP operation has six hexadecimal fraction digits in the short format, 14 fraction digits in the long format, and 28 fraction digits in the extended format, intermediate results have one additional hexadecimal digit on the right. This digit is called the guard digit. The guard digit may increase the precision of the final result because it participates in addition, subtraction, and comparison operations and in the left shift that occurs during normalization.

The entire set of HFP operations with normalized results is available for short, long, and extended operands in register-register versions; and for short and long operands in register-storage versions. Most instructions generate a result that has the same format as the source operands, except that there are multiplication operations which can generate a long product from short operands or an extended product from long operands. exceptions are instructions which convert operands from one floating-point format to another or between floating-point and fixed-point (binaryinteger) formats.

Programming Notes:

- 1. In the absence of an HFP exponent overflow or HFP exponent underflow, the long HFP number constituting the low-order part of an extended result correctly expresses the value of the low-order part of the extended result when the characteristic of the high-order part is 14 or higher. This applies also when the result is a true zero. When the high-order characteristic is less than 14 but the number is not a true zero, the low-order part, when considered as a long HFP number, does not express the correct characteristic value.
- 2. The entire fraction of an extended result participates in normalization. The low-order part alone may or may not appear to be a normalized long HFP number, depending on whether the 15th digit of the normalized 28-digit fraction is nonzero or zero.

Instructions

The HFP instructions and their mnemonics and operation codes are listed in Figure 18-2 on page 18-6. The figure indicates, in the column labeled "Characteristics," the instruction format, when the condition code is set, the instruction fields that designate access registers, and the exceptional conditions in operand designations, data, or results that cause a program interruption.

All HFP instructions are subject to the AFP-register-control bit, bit 45 of control register 0. The AFP-register-control bit must be one when an AFP register is specified as an operand location; otherwise, an AFP-register data exception, DXC 1, is recognized.

Mnemonics for the HFP instructions have an R as the last letter when the instruction is in the RR, RRE, or RRF format. Certain letters are used for HFP instructions to represent operand-format length and normalization, as follows:

- F Thirty-two-bit fixed point
- G Sixty-four-bit fixed point
- D Long normalized

- E Short normalized
- U Short unnormalized
- W Long unnormalized
- X Extended normalized

Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the assembler language are shown with each instruction. For a register-to-register operation using COMPARE (short), for example, CER is the mnemonic and R_1,R_2 the operand designation.

Name	Mne- monic		Charac	cteristics		Op Code
ADD NORMALIZED (extended HFP) ADD NORMALIZED (long HFP) ADD NORMALIZED (long HFP) ADD NORMALIZED (short HFP) ADD NORMALIZED (short HFP)	AXR ADR AD AER AE	RR C RR C RX C RR C RX C	A Da E	EU EO LS EU EO LS EU EO LS EU EO LS	B2 B2	36 2A 6A 3A 7A
ADD UNNORMALIZED (long HFP) ADD UNNORMALIZED (long HFP) ADD UNNORMALIZED (short HFP) ADD UNNORMALIZED (short HFP) COMPARE (extended HFP)	AWR AW AUR AU CXR	RR C RX C RR C RX C RRE C	A Da Da Da Da Da Da SP Da	EO LS EO LS EO LS EO LS		2E 6E 3E 7E B369
COMPARE (long HFP) COMPARE (long HFP) COMPARE (short HFP) COMPARE (short HFP) CONVERT FROM FIXED (32 to ext. HFP)	CDR CD CER CE CXFR	RR C RX C RR C RX C RRE	A Da Da Da Da Da Da SP Da		B2 B2	29 69 39 79 B3B6
CONVERT FROM FIXED (32 to long HFP) CONVERT FROM FIXED (32 to short HFP) CONVERT FROM FIXED (64 to ext. HFP) CONVERT FROM FIXED (64 to long HFP) CONVERT FROM FIXED (64 to short HFP)	CDFR CEFR CXGR CDGR CEGR	RRE RRE RRE N RRE N RRE N	Da Da SP Da Da Da			B3B5 B3B4 B3C6 B3C5 B3C4
CONVERT TO FIXED (ext. HFP to 32) CONVERT TO FIXED (long HFP to 32) CONVERT TO FIXED (short HFP to 32) CONVERT TO FIXED (ext. HFP to 64) CONVERT TO FIXED (long HFP to 64)	CFXR CFDR CFER CGXR CGDR	RRF C RRF C RRF C RRF C N	SP Da SP Da SP Da SP Da SP Da			B3BA B3B9 B3B8 B3CA B3C9
CONVERT TO FIXED (short HFP to 64) DIVIDE (extended HFP) DIVIDE (long HFP) DIVIDE (long HFP) DIVIDE (short HFP)	CGER DXR DDR DD DER	RRF C N RRE RR RX RR	Da E A Da E	EU EO FK EU EO FK EU EO FK EU EO FK	B2	B3C8 B22D 2D 6D 3D
DIVIDE (short HFP) HALVE (long HFP) HALVE (short HFP) LOAD AND TEST (extended HFP) LOAD AND TEST (long HFP)	DE HDR HER LTXR LTDR	RX RR RR RRE C RR C	A Da E Da E Da E SP Da Da		B2	7D 24 34 B362 22
LOAD AND TEST (short HFP) LOAD COMPLEMENT (extended HFP) LOAD COMPLEMENT (long HFP) LOAD COMPLEMENT (short HFP) LOAD FP INTEGER (extended HFP)	LTER LCXR LCDR LCER FIXR	RR C RRE C RR C RR C RRE	SP Da Da Da Da SP Da			32 B363 23 33 B367

Figure 18-2 (Part 1 of 3). Summary of HFP Instructions


Name	Mne- monic			Cł	naracte	ristio	cs		Op Code
LOAD FP INTEGER (long HFP) LOAD FP INTEGER (short HFP) LOAD LENGTHENED (long to ext. HFP) LOAD LENGTHENED (long to ext. HFP) LOAD LENGTHENED (short to ext. HFP)	FIDR FIER LXDR LXD LXER	RRE RRE RRE RXE RRE	A	SP	Da Da Da Da Da			В2	B37F B377 B325 ED25 B326
LOAD LENGTHENED (short to ext. HFP) LOAD LENGTHENED (short to long HFP) LOAD LENGTHENED (short to long HFP) LOAD NEGATIVE (extended HFP) LOAD NEGATIVE (long HFP)	LXE LDER LDE LNXR LNDR	RXE RRE RXE RRE C RR C	A		Da Da Da Da Da				ED26 B324 ED24 B361 21
LOAD NEGATIVE (short HFP) LOAD POSITIVE (extended HFP) LOAD POSITIVE (long HFP) LOAD POSITIVE (short HFP) LOAD ROUNDED (extended to long HFP)	LNER LPXR LPDR LPER LDXR	RR C RRE C RR C RR C RR			Da Da Da Da Da	E0			31 B360 20 30 25
LOAD ROUNDED (extended to long HFP) LOAD ROUNDED (extended to short HFP) LOAD ROUNDED (long to short HFP) LOAD ROUNDED (long to short HFP) MULTIPLY (extended HFP)	LRDR LEXR LEDR LRER MXR	RR RRE RR RR		SP	Da I Da I	E0 E0 E0 E0 E0			25 B366 35 35 26
MULTIPLY (long HFP) MULTIPLY (long HFP) MULTIPLY (long to extended HFP) MULTIPLY (long to extended HFP) MULTIPLY (short HFP)	MDR MD MXDR MXD MEER	RR RX RR RX RRE			Da EU I Da EU I Da EU I Da EU I	EO EO EO			2C 6C 27 67 B337
MULTIPLY (short HFP) MULTIPLY (short to long HFP) MULTIPLY (short to long HFP) MULTIPLY (short to long HFP) MULTIPLY (short to long HFP)	MEE MDER MER MDE ME	RXE RR RR RX RX	A A A		Da EU I Da EU I Da EU I Da EU I	EO EO EO		B2	ED37 3C 3C 7C 7C
SQUARE ROOT (extended HFP) SQUARE ROOT (long HFP) SQUARE ROOT (long HFP) SQUARE ROOT (short HFP) SQUARE ROOT (short HFP)	SQXR SQDR SQD SQER SQE	RRE RRE RXE RRE RXE	A A	SP	Da Da Da Da Da	SQ SQ SQ SQ SQ			B336 B244 ED35 B245 ED34
SUBTRACT NORMALIZED (extended HFP) SUBTRACT NORMALIZED (long HFP) SUBTRACT NORMALIZED (long HFP) SUBTRACT NORMALIZED (short HFP) SUBTRACT NORMALIZED (short HFP)	SXR SDR SD SER SE	RR C RR C RX C RR C RX C	A	SP	Da EU I Da EU I Da EU I Da EU I	EO EO EO	LS LS LS LS		37 2B 6B 3B 7B
SUBTRACT UNNORMALIZED (long HFP) SUBTRACT UNNORMALIZED (long HFP) SUBTRACT UNNORMALIZED (short HFP) SUBTRACT UNNORMALIZED (short HFP)	SWR SW SUR SU	RR C RX C RR C RX C	A A		Da I Da I	E0 E0 E0 E0	LS LS LS		2F 6F 3F 7F

Figure 18-2 (Part 2 of 3). Summary of HFP Instructions

Explanation: Access exceptions for logical addresses. B2 field designates an access register in the access-register mode. В2 С Condition code is set. Da AFP-register data exception. E0 HFP-exponent-overflow exception. FU HFP-exponent-underflow exception. FΚ HFP-divide exception. НΧ HFP-extensions facility. LS HFP-significance exception. Instruction is new in z/Architecture as compared to ESA/390. N QR Square-root facility. RR RR instruction format. RRE RRE instruction format. RRF RRF instruction format. RX RX instruction format. RXE RXE instruction format. SP Specification exception. SQ. HFP-square-root exception.

Figure 18-2 (Part 3 of 3). Summary of HFP Instructions

ADD NORMALIZED



The second operand is added to the first operand, and the normalized sum is placed at the first-operand location.

Addition of two HFP numbers consists in characteristic comparison, fraction alignment, and signed fraction addition. The characteristics of the two operands are compared, and the fraction accompanying the smaller characteristic is aligned with the other fraction by a right shift, with its characteristic is aligned.

teristic increased by one for each hexadecimal digit of shift until the two characteristics agree.

When a fraction is shifted right during alignment, the leftmost hexadecimal digit shifted out is retained as a guard digit. The fraction that is not shifted is considered to be extended with a zero in the guard-digit position. When no alignment shift occurs, both operands are considered to be extended with zeros in the guard-digit position. The fractions with signs are then added algebraically to form a signed intermediate sum.

The intermediate-sum fraction consists of seven (short format), 15 (long format), or 29 (extended format) hexadecimal digits, including the guard digit, and a possible carry. If a carry is present, the sum is shifted right one digit position so that the carry becomes the leftmost digit of the fraction, and the characteristic is increased by one.

If the addition produces no carry, the intermediate-sum fraction is shifted left as necessary to eliminate any leading hexadecimal zero digits resulting from the addition, provided the fraction is not zero. Zeros are supplied to the vacated rightmost digits, and the characteristic is reduced by the number of hexadecimal digits of shift. The fraction thus normalized is then truncated on the right to six (short format), 14 (long format), or 28 (extended format) hexadecimal digits. In the extended format, a characteristic is

generated for the low-order part, which is 14 less than the high-order characteristic.

The sign of the sum is determined by the rules of algebra, unless all digits of the intermediate-sum fraction are zero, in which case the result is made a positive true zero.

An HFP-exponent-overflow exception exists when a carry from the leftmost position of the intermediate-sum fraction would cause the characteristic of the normalized sum to exceed 127. The operation is completed by making the result characteristic 128 less than the correct value, and a program interruption for HFP exponent overflow occurs. The result is normalized, and the sign and fraction remain correct. For extended results, the characteristic of the low-order part remains correct.

An HFP-exponent-underflow exception exists when the characteristic of the normalized sum would be less than zero and the fraction is not zero. If the HFP-exponent-underflow mask bit in the PSW is one, the operation is completed by making the result characteristic 128 greater than the correct value, and a program interruption for HFP exponent underflow occurs. The result is normalized, and the sign and fraction remain correct. If the HFP-exponent-underflow mask bit in the PSW is zero, a program interruption does not occur; instead, the operation is completed by making the result a positive true zero. extended results, HFP exponent underflow is not recognized when the low-order characteristic is less than zero but the high-order characteristic is equal to or greater than zero.

result fraction is zero when intermediate-sum fraction, including the guard digit, is zero. With a zero result fraction, the depends on the setting HFP-significance mask bit in the PSW. If the HFP-significance mask bit in the PSW is one, no normalization occurs, the intermediate and final result characteristics are the same, and a program interruption for HFP significance occurs. If the HFP-significance mask bit in the PSW is zero, the program interruption does not occur; instead, the result is made a positive true zero.

For AXR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 Result is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 -


Program Exceptions:

- Access (fetch, operand 2 of AE and AD only)
- Data with DXC 1, AFP register
- HFP exponent overflow
- HFP exponent underflow
- · HFP significance
- Specification (AXR only)

Programming Notes:

- 1. An example of the use of the ADD NORMAL-IZED instruction (AE) is given in Appendix A.
- 2. Interchanging the two operands in an HFP addition does not affect the value of the sum.
- 3. The ADD NORMALIZED instruction normalizes the sum but not the operands. Thus, if one or both operands are unnormalized, precision may be lost during fraction alignment.

ADD UNNORMALIZED



The second operand is added to the first operand, and the unnormalized sum is placed at the first-operand location.

The execution of ADD UNNORMALIZED is identical to that of ADD NORMALIZED, except that:

- 1. When no carry is present after the addition, the intermediate-sum fraction is truncated to the proper result-fraction length without a left shift to eliminate leading hexadecimal zeros and without the corresponding reduction of the characteristic.
- 2. HFP exponent underflow cannot occur.
- 3. The guard digit does not participate in the recognition of a zero result fraction. A zero result fraction is recognized when the fraction (that is, the intermediate-sum fraction, excluding the guard digit) is zero.

Resulting Condition Code:

- Result fraction zero
- 1 Result less than zero
- 2 Result greater than zero
- 3

Program Exceptions:

- Access (fetch, operand 2 of AU and AW only)
- Data with DXC 1, AFP register
- · HFP exponent overflow
- HFP significance

Programming Notes:

- 1. An example of the use of the ADD UNNOR-MALIZED instruction (AU) is given in Appendix A.
- 2. Except when the result is made a true zero, the characteristic of the result of ADD UNNORMALIZED is equal to the greater of the two operand characteristics, increased by one if the fraction addition produced a carry, or set to zero if HFP exponent overflow occurred.

COMPARE

[RR] Mnemonic1 R1,R2

Op Code Rι R2 8 12 15

Mnemonic1 Op Code **Operands** CER '39' Short HFP '29' CDR Long HFP

[RRE] Mnemonic2 R1,R2 Op Code /////// Rı R2 0 24 28 31 16 Op Code Mnemonic2 Operands CXR B369' Extended HFP Mnemonic3 R1, D2 (X2, B2) [RX] Op Code B2 Rı Χz D2 0 12 20 31 8 16 Op Code Mnemonic3 **Operands** [']79' Short HFP CF

'69'

The first operand is compared with the second operand, and the condition code is set to indicate the result.

Long HFP

The comparison is algebraic and follows the procedure for normalized subtraction, except that the difference is discarded after setting the condition code and both operands remain unchanged. When the difference, including the guard digit, is zero, the operands are equal. When a nonzero difference is positive or negative, the first operand is high or low, respectively.

An HFP-exponent-overflow, HFP-exponent-underflow, or HFP-significance exception cannot occur.

For CXR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 Operands equal
- 1 First operand low
- 2 First operand high
- 3

CD

Program Exceptions:

- Access (fetch, operand 2 of CE and CD only)
- Data with DXC 1, AFP register
- Specification (CXR only)

Programming Notes:

- 1. Examples of the use of the COMPARE instruction (CDR) are given in Appendix A.
- An exponent inequality alone is not sufficient to determine the inequality of two operands with the same sign, because the fractions may have different numbers of leading hexadecimal zeros.
- 3. Numbers with zero fractions compare equal even when they differ in sign or characteristic.

CONVERT FROM FIXED

Mnemonic R1,R2 [RRE]

	Op Code	/////	////	Rı	R	2
0		16	2	24 2	28	31

Mnemonic	Op Code	Operands
CEFR	'B3B4'	32-bit binary-integer operand, short HFP result
CDFR	'B3B5'	32-bit binary-integer
		operand, long HFP result
CXFR	'B3B6'	32-bit binary-integer
		operand, extended HFP
		result
CEGR	'B3C4'	64-bit binary-integer
		operand, short HFP result
CDGR	'B3C5'	64-bit binary-integer
		operand, long HFP result
CXGR	'B3C6'	64-bit binary-integer
		operand, extended HFP
		result

The fixed-point second operand is converted to the HFP format, and the normalized result is placed at the first-operand location.

A nonzero result is normalized. A zero result is made a positive true zero.

The second operand is a signed binary integer that is located in the general register designated by R₂. A 32-bit operand is in bit positions 32-63 of the register.

The result is normalized and rounded toward zero (truncated) before it is placed at the first-operand location.

For CXFR and CXGR, the R₁ field must designate a valid floating-point-register pair; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

- Data with DXC 1, AFP register
- Specification (CXFR and CXGR)

CONVERT TO FIXED

Mnemonic R₁,M₃,R₂ [RRF]



Mnemonic CFER	Op Code 'B3B8'	Operands Short HFP operand, 32-bit binary-integer result
CFDR	'B3B9'	Long HFP operand, 32-bit binary-integer result
CFXR	'B3BA'	Extended HFP operand, 32-bit binary-integer result
CGER	'B3C8'	Short HFP operand, 64-bit binary-integer result
CGDR	'B3C9'	Long HFP operand, 64-bit binary-integer result
CGXR	'B3CA'	Extended HFP operand, 64- bit binary-integer result

The HFP second operand is rounded to an integer value and then converted to the fixed-point format. The result is placed at the first-operand location.

The result is a signed binary integer that is placed in the general register designated by R₁. A 32-bit result replaces bits 32-63 of the register, and bits 0-31 of the register remain unchanged.

The second operand is rounded to an integer value by rounding as specified by the modifier in the M₃ field:

M₃ Rounding Method

- 0 Round toward 0
- 1 Biased round to nearest
- 4 Round to nearest
- 5 Round toward 0
- 6 Round toward +∞
- 7 Round toward -∞

A modifier other than 0, 1, or 4-7 is invalid.

The sign of the result is the sign of the second operand, except that a zero result has a plus sign.

If the rounded result would have a value exceeding the range that can be represented in

the result format, the largest (in magnitude) representable number of the same sign as the source is placed at the target location, and condition code 3 is set.

HFP exponent underflow is not recognized because small values are rounded to one (with the appropriate sign) or to zero, depending on the rounding mode.

The M₃ field must designate a valid modifier; otherwise, a specification exception is recognized. For CFXR and CGXR, the R2 field must designate a valid floating-point-register pair; otherwise, a specification exception is recognized.


Resulting Condition Code:

- 0 Source was zero
- 1 Source was less than zero
- 2 Source was greater than zero
- Special case


Program Exceptions:

- Data with DXC 1, AFP register
- Specification

DIVIDE







The first operand (the dividend) is divided by the second operand (the divisor), and the normalized quotient is placed at the first-operand location. No remainder is preserved.

HFP division consists in characteristic subtraction and fraction division. The operands are first normalized to eliminate leading hexadecimal zeros. The difference between the dividend and divisor characteristics of the normalized operands, plus 64, is used as the characteristic of an intermediate auotient.

All dividend and divisor fraction digits participate in forming the fraction of the intermediate quotient. The intermediate-quotient fraction can have no leading hexadecimal zeros, but a right shift of one digit position may be necessary, with this causing an increase of the characteristic by one. The fraction is then truncated to the proper result-fraction length.

An HFP-exponent-overflow exception exists when the characteristic of the final quotient would exceed 127 and the fraction is not zero. operation is completed by making the result characteristic 128 less than the correct value, and a program interruption for HFP exponent overflow occurs. The result is normalized, and the sign and fraction remain correct. If, for extended results, the low-order characteristic would also exceed 127, it too is decreased by 128.

An HFP-exponent-underflow exception exists when the characteristic of the final quotient would be less than zero and the fraction is not zero. If the HFP-exponent-underflow mask bit in the PSW is one, the operation is completed by making the result characteristic 128 greater than the correct value, and a program interruption for HFP exponent underflow occurs. The result is normalized, and the sign and fraction remain correct. If the HFP-exponent-underflow mask bit in the PSW is zero, a program interruption does not occur; instead, the operation is completed by making the

result a positive true zero. For extended results, HFP exponent underflow is not recognized when the low-order characteristic is less than zero but the high-order characteristic is equal to or greater than zero.

HFP exponent underflow does not occur when the characteristic of an operand becomes less than zero during normalization of the operands or when the intermediate-quotient characteristic is less than zero, as long as the final quotient can be represented with the correct characteristic.

When the divisor fraction is zero, an HFP-divide exception is recognized. This includes the case of division of zero by zero.

When the dividend fraction is zero but the divisor fraction is nonzero, the quotient is made a positive true zero. No HFP exponent overflow or HFP exponent underflow occurs.

The sign of the quotient is the exclusive or of the operand signs, except that the sign is always plus when the quotient is made a positive true zero.

For DXR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.


Program Exceptions:

- Access (fetch, operand 2 of DE and DD only)
- Data with DXC 1, AFP register
- HFP divide
- HFP exponent overflow
- · HFP exponent underflow
- Specification (DXR only)

Programming Note: Examples of the use of the DIVIDE instruction (DER) are given in Appendix A.

HALVE

Mnemonic R1,R2 [RR]



Mnemonic	Op Code	Operands
HER	'34'	Short HFP
HDR	'24'	Long HFP

The second operand is divided by 2, and the normalized quotient is placed at the first-operand location.

The fraction of the second operand is shifted right one bit position, placing the contents of the rightmost bit position in the leftmost bit position of the guard digit, and a zero is supplied to the leftmost bit position of the fraction. The intermediate result, including the guard digit, is then normalized, and the final result is truncated to the proper length.

An HFP-exponent-underflow exception exists when the characteristic of the final result would be less than zero and the fraction is not zero. If the HFP-exponent-underflow mask bit in the PSW is one, the operation is completed by making the result characteristic 128 greater than the correct value, and a program interruption for HFP exponent underflow occurs. The result is normalized, and the sign and fraction remain correct. If the HFP-exponent-underflow mask bit in the PSW is zero, a program interruption does not occur; instead, the operation is completed by making the result a positive true zero.

When the fraction of the second operand is zero, the result is made a positive true zero, and no HFP exponent underflow occurs.

The sign of the result is the same as that of the second operand, except that the sign is always plus when the quotient is made a positive true zero.

Condition Code: The code remains unchanged.

Program Exceptions:

- Data with DXC 1, AFP register
- HFP exponent underflow

Programming Notes:

- 1. An example of the use of the HALVE instruction (HDR) is given in Appendix A.
- 2. With short and long operands, the halve operation is identical to a divide operation with the number 2 as divisor. Similarly, the result of HDR is identical to that of MD or MDR with one-half as a multiplier, and the result of HER is identical to that of MEE or MEER with onehalf as a multiplier.

LOAD AND TEST

[RR] Mnemonic1 R1,R2 Op Code R2 0 8 12 15 Mnemonic1 Op Code **Operands** '32' Short HFP LTER 1221 Long HFP I TDR Mnemonic2 [RRE] R1,R2 Op Code //////// Rı R2 0 16 24 28 31 Mnemonic2 Op Code **Operands** B3621 Extended HFP

The second operand is placed at the first-operand location, and its sign and magnitude are tested to determine the setting of the condition code. The condition code is set the same as for a comparison of the second operand with zero.

For short and long operands, the second operand is placed unchanged in the first-operand location.

For extended operands, the high-order sign and the entire fraction of the source are placed unchanged in the result, and the low-order sign is set equal to the high-order sign. If the extendedoperand fraction is nonzero, the high-order characteristic is placed unchanged in the result high-order characteristic, and the low-order characteristic is set to 14 less than the high-order characteristic, modulo 128. If the extendedoperand fraction is zero, the result is made a true zero with the same sign as the source (the highorder and low-order sign bits of the result are the same as the high-order sign bit of the source).

For LTXR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Resulting Condition Code:


- 0 Result is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3

Program Exceptions:

- Data with DXC 1, AFP register
- Specification (LTXR only)

Programming Note: When, for LTER and LTDR, the same register is designated as the firstoperand and second-operand location, the operation is equivalent to a test without data movement.

LOAD COMPLEMENT



The second operand is placed at the first-operand location with the sign bit inverted.

The sign bit is inverted even if the operand is zero. For all operand lengths, the source fraction is placed unchanged in the result.

For short and long operands, the source characteristic is placed unchanged in the result.

LTXR

For extended operands, the low-order sign is set equal to the high-order sign. If the extended-operand fraction is nonzero, the high-order characteristic is placed unchanged in the result high-order characteristic, and the low-order characteristic is set to 14 less than the high-order characteristic, modulo 128. If the extended-operand fraction is zero, the result is made a true zero with the sign inverted from the source (the high-order and low-order sign bits of the result are inverted from the high-order sign bit of the source).

For LCXR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 Result is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 --


Mnemonic

Program Exceptions:

- Data with DXC 1, AFP register
- Specification (LCXR only)

LOAD FP INTEGER

R1,R2



[RRE]

Mnemonic	Op Code	Operands
FIER	'B377'	Short HFP
FIDR	'B37F'	Long HFP
FIXR	'B367'	Extended HFP

The second operand is truncated (rounded toward zero) to an integer value in the same floating-point format, and the normalized result is placed at the first-operand location.

A nonzero result is normalized. A zero result is made a positive true zero.

For FIXR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.


Program Exceptions:

- Data with DXC 1, AFP register
- Specification (FIXR only)

Programming Notes:


- LOAD FP INTEGER truncates (rounds toward zero) an HFP number to an integer value. These integers, which remain in the HFP format, should not be confused with binary integers, which use a fixed-point format.
- 2. If the HFP operand is numeric with a large enough exponent so that it is already an integer, the result value remains the same, except that an unnormalized operand is normalized, and an operand with a zero fraction is changed to a positive true zero.

LOAD LENGTHENED



Mnemonic1	Op Code	Operands
LDER	'B324'	Short HFP operand 2,
		long HFP operand 1
LXDR	'B325'	Long HFP operand 2,
		extended HFP operand 1
LXER	'B326'	Short HFP operand 2,
		extended HFP operand 1

Mnemonic2 R₁,D₂(X₂,B₂) [RXE]



Mnemonic2	Op Code	Operands
LDE	'ED24'	Short HFP operand 2,
		long HFP operand 1
LXD	'ED25'	Long HFP operand 2,
		extended HFP operand 1
LXE	'ED26'	Short HFP operand 2,
		extended HFP operand 1

The second operand is extended to a longer format, and the result is placed at the first-operand location.

For all operand lengths, the source fraction is extended with zeros and placed in the result. The sign bit of the result is set the same as the sign of the source even when the result is made a true zero.

For long results, the source characteristic is placed unchanged in the result.

For extended results, the low-order sign is set equal to the high-order sign. If the fraction is nonzero, the source characteristic is placed unchanged in the result high-order characteristic, and the low-order characteristic is set to 14 less than the high-order characteristic, modulo 128. If the fraction is zero, the result is made a true zero with the same sign as the source (the high-order and low-order sign bits of the result are the same as the sign bit of the source).


For LXD, LXDR, LXE, and LXER, the R1 field must designate a valid floating-point-register pair; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

- · Access (fetch, operand 2 of LDE, LXE, and LXD only)
- Data with DXC 1, AFP register
- Specification (LXE, LXER, LXD, LXDR)

LOAD NEGATIVE



'B361'

The second operand is placed at the first-operand location with the sign bit made one.

Extended HFP

The sign bit is made one even if the operand is zero. For all operand lengths, the source fraction is placed unchanged in the result.

For short and long operands, the source characteristic is placed unchanged in the result.

For extended operands, the low-order sign is set equal to the high-order sign. If the extendedoperand fraction is nonzero, the high-order characteristic is placed unchanged in the result high-order characteristic, and the low-order characteristic is set to 14 less than the high-order characteristic, modulo 128. If the extendedoperand fraction is zero, the result is made a negative true zero (the high-order and low-order sign bits of the result are set to one).

For LNXR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.


Resulting Condition Code:

- Result is zero
- Result is less than zero 1
- 2
- 3

Program Exceptions:

- Data with DXC 1, AFP register
- Specification (LNXR only)

LOAD POSITIVE



LNXR

The second operand is placed at the first-operand location with the sign bit made zero.

For all operand lengths, the sign bit is made zero, and the source fraction is placed unchanged in the result.

For short and long operands, the source characteristic is placed unchanged in the result.

For extended operands, the low-order sign is set equal to the high-order sign. If the extended-operand fraction is nonzero, the high-order characteristic is placed unchanged in the result high-order characteristic, and the low-order characteristic is set to 14 less than the high-order characteristic, modulo 128. If the extended-operand fraction is zero, the result is made a positive true zero (the high-order and low-order sign bits of the result are set to zero).

For LPXR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 Result is zero
- 1 -
- 2 Result is greater than zero
- 3 -

Program Exceptions:

- · Data with DXC 1, AFP register
- Specification (LPXR only)

LOAD ROUNDED

Mnemonic1 R₁,R₂ [RR]

Op Code	Rı	R2	
0	8	12	 15

Mnemonic1	Op Code	Operands
LEDR	'35'	Long HFP operand 2,
		short HFP operand 1
LDXR	'25'	Extended HFP operand 2,
		long HFP operand 1

The above mnemonics are alternatives to the following older mnemonics that are less descriptive of operand lengths:

LRER	'35'	Long HFP operand 2,
LRDR	'25'	short HFP operand 1 Extended HFP operand 2, long HFP operand 1
Mnemonic2	R1,R2	[RRE]
Op Code	///	//// R1 R2
0	16	24 28 31
Mnemonic2 LEXR	Op Code 'B366'	Operands Extended HFP operand 2

The second operand is rounded to a shorter format, and the result is placed at the first-operand location.

short HFP operand 1

Rounding consists in adding a one to the leftmost bit position of the second operand that is to be dropped and propagating any carry through the fraction. The sign of the second operand is ignored, and addition is performed as if the fraction were positive.

If rounding causes a carry out of the leftmost hexadecimal digit position of the fraction, the fraction is shifted right one digit position so that the carry becomes the leftmost digit of the fraction, and the characteristic is increased by one.

The intermediate fraction is then truncated to the proper result-fraction length.

The sign of the result is the same as the sign of the second operand. There is no normalization to eliminate leading zeros.

An HFP-exponent-overflow exception exists when shifting the fraction right would cause the characteristic to exceed 127. The operation is completed by making the result characteristic 128 less than the correct value, and a program interruption for HFP exponent overflow occurs. The result is normalized, and the sign and fraction remain correct.

HFP-exponent-underflow and HFP-significance exceptions cannot occur.

For LDXR (or LRDR) and LEXR, the R₂ field must designate a valid floating-point-register pair; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.


Program Exceptions:

- Data with DXC 1, AFP register
- HFP exponent overflow
- Specification (LDXR, LEXR, LRDR)

Programming Note: The sign of the rounded result is the same as the sign of the operand, even when the result is zero.


MULTIPLY

Mnemonic1 R₁,R₂ [RRE]



Mnemonic1 Op Code **Operands MEER** B337' Short HFP

Mnemonic2 R1,R2 [RR]




Mnemonic2	Op Code	Operands
MDR	'2C'	Long HFP
MXR	'26'	Extended HFP
MDER	'3C'	Short HFP multiplier and multiplicand, long HFP product
MXDR	'27'	Long HFP multiplier and multiplicand, extended HFP product

The above mnemonic MDER is an alternative to the following older mnemonic that is less descriptive of operand lengths:


MER 1301 Short HFP multiplier and multiplicand, long HFP

product

[RXE] Mnemonic3 $R_1, D_2(X_2, B_2)$



Op Code Mnemonic3 **Operands** MEE 'ED37' Short HFP Mnemonic4 $R_1, D_2(X_2, B_2)$ [RX]



Mnemonic4 MD MDE	Op Code '6C' '7C'	Operands Long HFP Short HFP multiplier and multiplicand, long HFP product
MXD	'67'	Long HFP multiplier and multiplicand, extended HFP product

The above mnemonic MDE is an alternative to the following older mnemonic that is less descriptive of operand lengths:

'7C' ME Short HFP multiplier and multiplicand, long HFP product

The normalized product of the second operand (the multiplier) and the first operand (the multiplicand) is placed at the first-operand location.

Multiplication of two HFP numbers consists in exponent addition and fraction multiplication. The operands are first normalized to eliminate leading hexadecimal zeros. The sum of the characteristics of the normalized operands, less 64, is used as the characteristic of the intermediate product.

The fraction of the intermediate product is the exact product of the normalized operand fractions. If the intermediate-product fraction has one leading hexadecimal zero digit, the fraction is shifted left one digit position, bringing the contents of the guard-digit position into the rightmost position of the result fraction, and the intermediateproduct characteristic is reduced by one. The fraction is then truncated to the proper resultfraction length.

For MDE and MDER, the multiplier and multiplicand fractions have six hexadecimal digits; the product fraction has the full 14 digits of the long format, with the two rightmost fraction digits always zeros. For MEE and MEER, the multiplier and multiplicand fractions have six digits, and the final product fraction is truncated to six digits. The result, as for all short-format results, replaces the leftmost 32 bits of the target register, and the rightmost 32 bit positions of the target register remain unchanged.

For MD and MDR, the multiplier and multiplicand fractions have 14 digits, and the final product fraction is truncated to 14 digits. For MXD and MXDR, the multiplier and multiplicand fractions have 14 digits, with the multiplicand occupying the high-order part of the first operand; the final product fraction contains 28 digits and is an exact product of the operand fractions. For MXR, the multiplier and multiplicand fractions have 28 digits, and the final product fraction is truncated to 28 digits.

An HFP-exponent-overflow exception exists when the characteristic of the final product would exceed 127 and the fraction is not zero. The operation is completed by making the result characteristic 128 less than the correct value, and a program interruption for HFP exponent overflow occurs. The result is normalized, and the sign and fraction remain correct. If, for extended results, the low-order characteristic would also exceed 127, it too is decreased by 128.

HFP exponent overflow is not recognized when the intermediate-product characteristic is initially 128 but is brought back within range by normalization.

An HFP-exponent-underflow exception exists when the characteristic of the final product would be less than zero and the fraction is not zero. If the HFP-exponent-underflow mask bit in the PSW is one, the operation is completed by making the result characteristic 128 greater than the correct value, and a program interruption for HFP exponent underflow occurs. The result is normalized, and the sign and fraction remain correct. If the HFP-exponent-underflow mask bit in the PSW is zero, a program interruption does not occur; instead, the operation is completed by making the result a positive true zero. For extended results, HFP exponent underflow is not recognized when the low-order characteristic is less than zero but the high-order characteristic is equal to or greater than zero.

HFP exponent underflow does not occur when the characteristic of an operand becomes less than zero during normalization of the operands, as long as the final product can be represented with the correct characteristic.

If either or both operand fractions are zero, the result is made a positive true zero, and no HFP exponent overflow or HFP exponent underflow occurs.

The sign of the product is the exclusive or of the operand signs, except that the sign is always plus when the result is made a true zero.

The R₁ field for MXD, MXDR, and MXR, and the R₂ field for MXR must designate valid floating-point-register pairs. Otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.


Program Exceptions:

- Access (fetch, operand 2 of MDE, MEE, MD, and MXD only)
- Data with DXC 1, AFP register
- · HFP exponent overflow
- HFP exponent underflow
- Specification (MXD, MXDR, MXR)

Programming Notes:

- An example of the use of the MULTIPLY instruction (MDR) is given in Appendix A.
- Interchanging the two operands in an HFP multiplication does not affect the value of the product.

SQUARE ROOT



The normalized and rounded square root of the second operand is placed at the first-operand location.

When the fraction of the second operand is zero, the sign and characteristic of the second operand are ignored, and the operation is completed by placing a positive true zero at the first-operand location.

If the second operand is less than zero, an HFP-square-root exception is recognized.

If the second operand is normalized and greater than zero, the characteristic, fraction, and sign of the result are produced as follows:

- The result characteristic is one-half of the sum. of the operand characteristic and either 64. if the operand characteristic is even, or 65, if it is odd.
- If the operand characteristic is odd, the operand fraction is shifted right one digit position, the rightmost digit entering the guard-digit position.
- An intermediate-result fraction is produced by computing without rounding the square root of the operand fraction, after any right shift as described. The intermediate-result fraction consists of the 29 most significant hexadecimal digits of the square-root result in the extended format, 15 in the long format, or seven in the short format, where all three formats include a guard digit on the right.
- · A one is added to the leftmost bit of the guard digit of the intermediate result, any carry is propagated to the left, and the guard digit is dropped to produce the result fraction.
- · The result sign is made plus.

If the second operand is unnormalized and greater than zero, the operand is first normalized. The operation then proceeds as for normalized operands.

For SQXR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

Program Exceptions:

- Access (fetch, operand 2 of SQE and SQD
- · Data with DXC 1, AFP register
- HFP square root
- Specification (SQXR only)

Programming Notes:

1. The use of the SQUARE ROOT instruction with short operands (SQER) is illustrated by the examples in the following table:


	perand (hex)	Decimal Value	Result (hex)	Decimal Value
40 40	190000 400000 800000 800000	0.250	41 500000 40 800000 40 B504F3 41 2D413D	0.50 0.7071

- 2. The result fraction is correctly normalized without any further left or right shifts of the intermediate-result fraction and without any further exponent adjustment. Rounding cannot cause a carry out of the leftmost digit.
- 3. Although a characteristic greater than 127 or less than zero may temporarily be generated during the operation, the result characteristic is always within the representable range, and no HFP exponent overflow or underflow occurs.

Specifically, the smallest nonzero operand in the long format consists of a one bit, preceded on the left by 63 zeros. This operand is an unnormalized number with a value of 16-78, and its square root is 16-39. The normalized representation of this result has a characteristic of 26 (decimal). Similarly, the square root of the largest representable operand has a characteristic of 96 (decimal). The instruction, therefore, cannot produce a nonzero result with a characteristic outside the range of 26 to 96.

SUBTRACT NORMALIZED

[RR]



Mnemonic1	Op Code	Operands
SER	'3B'	Short HFP
SDR	'2B'	Long HFP
SXR	'37'	Extended HFP

Mnemonic2 $R_1,D_2(X_2,B_2)$ [RX]



Mnemonic2	Op Code	Operands
SE	'7B'	Short HFP
SD	'6B'	Long HFP

The second operand is subtracted from the first operand, and the normalized difference is placed at the first-operand location.

The execution of SUBTRACT NORMALIZED is identical to that of ADD NORMALIZED, except that the second operand participates in the operation with its sign bit inverted.

For SXR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.


Resulting Condition Code:

- 0 Result is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 --

Program Exceptions:

- Access (fetch, operand 2 of SE and SD only)
- · Data with DXC 1, AFP register
- HFP exponent overflow
- HFP exponent underflow
- HFP significance
- Specification (SXR only)

SUBTRACT UNNORMALIZED



The second operand is subtracted from the first operand, and the unnormalized difference is placed at the first-operand location.

The execution of SUBTRACT UNNORMALIZED is identical to that of ADD UNNORMALIZED, except that the second operand participates in the operation with its sign bit inverted.

Resulting Condition Code:

- 0 Result fraction zero
- 1 Result less than zero
- 2 Result greater than zero
- 3 --

Program Exceptions:

- · Access (fetch, operand 2 of SU and SW only)
- Data with DXC 1, AFP register
- · HFP exponent overflow
- HFP significance

Chapter 19. Binary-Floating-Point Instructions

Binary-Floating-Point Facility 19-1	IEEE Inexact	19-12
Floating-Point-Control (FPC) Register 19-2	Result Figures	19-13
IEEE Masks and Flags 19-3	Data-Exception Codes (DXC) and	
FPC DXC Byte 19-3	Abbreviations	. 19-14
Operations on the FPC Register 19-3	Instructions	19-14
BFP Arithmetic	ADD	19-18
BFP Data Formats 19-4	COMPARE	
BFP Short Format 19-4	COMPARE AND SIGNAL	19-24
BFP Long Format 19-4	CONVERT FROM FIXED	19-26
BFP Extended Format 19-4	CONVERT TO FIXED	19-26
Biased Exponent 19-4	DIVIDE	
Significand	DIVIDE TO INTEGER	19-29
Values of Nonzero Numbers 19-4	EXTRACT FPC	19-33
Classes of BFP Data	LOAD AND TEST	
Zeros	LOAD COMPLEMENT	19-34
Denormalized Numbers 19-6	LOAD FP INTEGER	
Normalized Numbers 19-6	LOAD FPC	
Infinities	LOAD LENGTHENED	
Signaling and Quiet NaNs 19-6	LOAD NEGATIVE	
BFP-Format Conversion 19-7	LOAD POSITIVE	19-38
BFP Rounding	LOAD ROUNDED	
Rounding Mode 19-7	MULTIPLY	
Normalization and Denormalization 19-8	MULTIPLY AND ADD	
BFP Comparison 19-8	MULTIPLY AND SUBTRACT	
Condition Codes for BFP Instructions 19-9	SET FPC	
Remainder	SET ROUNDING MODE	
IEEE Exception Conditions 19-10	SQUARE ROOT	
IEEE Invalid Operation 19-10	STORE FPC	
IEEE Division-By-Zero 19-11	SUBTRACT	
IEEE Overflow 19-11	TEST DATA CLASS	19-45
IEEE Underflow 19-12		

Binary-Floating-Point Facility

The binary-floating-point (BFP) facility provides instructions to operate on binary (radix-2) floating-point data.

BFP provides a number of important advantages over hexadecimal floating point (HFP):

- Greater precision and exponent range (except for numbers in the short format where HFP has the greater range).
- Automatic rounding to the nearest value for all arithmetic operations. There are directedrounding options that may be used instead.
- Special entities of "infinity" and "Not-a-Number" (NaN), which are accepted and handled by arithmetic operations in a reasonable fashion. They provide better defaults for exponent overflow and invalid operations (such as division of zero by zero). This allows most programs to continue running without hiding such errors and without using specialized exception handlers.
- Exponent underflow gives "denormalized" numbers as the default, which provides more consistent results than the abrupt result of zero produced by the HFP instructions.
- The greater exponent range makes exponent overflow and underflow in correctly written

© Copyright IBM Corp. 1990-2001 19-1

- programs very unlikely, so that programmers may often be able to ignore these conditions.
- Both mask and flag bits are provided for all arithmetic exception conditions. The mask bits enable or disable interruptions. When interruptions are disabled, the flag bits keep track of exception conditions during execution so that warning messages may be issued.
- Programs can be migrated from and to workstations and other systems using different architectures and still give consistent results, provided that floating-point operations on the other systems also conform to the IEEE standard. This does not mean, however, that bit-wise compatible results can be guaranteed, because the standard allows implementation flexibility, especially in the presence of exceptions.

Programming Note: The bit representation of the BFP data formats in storage is defined to be left-to-right in a manner that is uniform for all numeric operands in the z/Architecture architecture. Although the format diagrams in the IEEE floating-point standard appear to use the same

left-to-right bit sequence, the standard only defines the meaning of the bits without specifying how they appear in storage; the storage arrangement is left to the implementation. Several implementations in fact use other sequences; this may affect programs which are dependent on the bit representation of floating-point data in storage.

Floating-Point-Control (FPC) Register

The floating-point-control (FPC) register is a 32-bit register that contains mask bits, flag bits, a dataexception code, and rounding-mode bits. An overview of the FPC register is shown in Figure 19-1. Details are shown in Figure 19-2 on page 19-3 and in Figure 19-3 on page 19-3. Figure 19-2, the abbreviations "IM" and "SF" are based on the terms "interruption mask" and "status flag," respectively.)

The bits of the FPC register are often referred to as, for example, FPC 1.0, meaning bit 0 of byte 1 of the register.




Figure 19-1. FPC Register Overview

Byte	Bit(s)	Name	Abbr.
0	0	IEEE-invalid-operation mask	IMi
0	1	IEEE-division-by-zero mask	IMz
0	2	IEEE-overflow mask	IMo
0	3	IEEE-underflow mask	IMu
0	4	IEEE-inexact mask	IMx
0	5-7	(Reserved)	0
1	0	IEEE-invalid-operation flag	SFi
1	1	IEEE-division-by-zero flag	SFz
1	2	IEEE-overflow flag	SFo
1	3	IEEE-underflow flag	SFu
1	4	IEEE-inexact flag	SFx
1	5-7	(Reserved)	0
2	0-7	Data-exception code	DXC
3	0-5	(Reserved)	0
3	6-7	Rounding mode	RM

Figure 19-2. FPC-Register Bit Assignments

FPC Byte 3 Bits 6-7	Rounding Mode
00	Round to nearest
01	Round toward 0
10	Round toward +∞
11	Round toward -∞

Figure 19-3. Rounding Mode

IEEE Masks and Flags

The FPC register contains five IEEE mask bits and five IEEE flag bits that each correspond to one of the five arithmetic exception conditions that may occur when a BFP instruction is executed. The masks bits, when one, cause an interruption to occur if an exception condition is recognized. If the mask bit for an exception condition is zero, the recognition of the condition causes the corresponding flag bit to be set to one. Thus, a flag bit indicates whether the corresponding exception condition has been recognized at least once since the program last set the flag bit to zero. The

mask bits are ignored, and the flag bits remain unchanged, when arithmetic exceptions are recognized for floating-point-support (FPS) and HFP instructions.

The IEEE flag bits in the FPC register are set to zero only by explicit program action, clear reset, or power-on reset.

FPC DXC Byte

Byte 2 of the FPC register contains the data-exception code (DXC), which is an eight-bit code indicating the specific cause of a data exception. When the AFP-register-control bit, bit 45 of control register 0, is one and a program interruption causes the DXC to be placed at real location 147, the DXC is also placed in the DXC field of the FPC register. The DXC field in the FPC register remains unchanged when the AFP-register-control bit is zero or when any other program exception is reported. The DXC is described in "Data-Exception Code (DXC)" on page 6-14.

The DXC is a code, meaning it should be treated as an integer rather than as individual bits. However, when bits 6 and 7 are zero, bits 0-5 are bit significant; bits 0-4 (i,z,o,u,x) are trap flags and correspond to the same bits in bytes 0 and 1 of the FPC register (IEEE masks and IEEE flags), and bit 5 (y) is used in conjunction with bit 4, inexact (x), to indicate that the result has been incremented in magnitude. The trap flag for an exception, instead of the IEEE flag, is set to one when an interruption for the exception is enabled by the corresponding IEEE mask bit.

Operations on the FPC Register

The following unprivileged BFP instructions allow problem-state programs to operate on the FPC register:

EXTRACT FPC LOAD FPC SET FPC SET ROUNDING MODE STORE FPC

These instructions are subject to the AFP-register-control bit, bit 45 of control register 0. An attempt to execute any of the above instructions when the AFP-register-control bit is zero results in a BFP-instruction data exception, DXC 2.

BFP Arithmetic

BFP Data Formats

Binary-floating-point numbers and NaNs may be represented in any of three formats: short, long, or extended.

BFP Short Format




Figure 19-4. BFP Short Format (4 bytes)

When a number or NaN in the BFP short format is loaded into a floating-point register, it occupies the left half of the register, and the right half remains unchanged.

BFP Long Format

		/	
S	Exponent + 1023 (11 bits)	Fraction (52 bits)	
0	1	12	63

Figure 19-5. BFP Long Format (8 bytes)

When a number or NaN in the BFP long format is loaded into a floating-point register, it occupies the entire register.

BFP Extended Format

S	Exponent + 16383 (15 bits)	Fraction (112 bits)	
0	1 :	/ 16	127

Figure 19-6. BFP Extended Format (16 bytes)

A number or NaN in the BFP extended format occupies a register pair. The sign and biased exponent are in the leftmost 16 bits of the left register and are followed by the leftmost 48 bits of the fraction. The rightmost 64 bits of the fraction are in the right register of the pair.

The properties of the three formats are tabulated in Figure 19-7 on page 19-5.

Biased Exponent

For each format, the bias that is used to allow all exponents to be expressed as unsigned numbers is shown in the Figure 19-7 on page 19-5. Biased exponents are similar to the characteristics of the HFP format, except that special meanings are attached to biased exponents of all zeros and all ones, which are discussed in the section "Classes of BFP Data" on page 19-5.

Significand

In each format, the binary point of a BFP number is considered to be to the left of the leftmost fraction bit. To the left of the binary point there is an implied unit bit, which is considered to be one for normalized numbers and zero for zeros and denormalized numbers. The fraction with the implied unit bit appended on the left is the significand of the number.

The value of a normalized BFP number is the significand multiplied by the radix 2 raised to the power of the unbiased exponent. The value of a denormalized BFP number is the significand multiplied by the radix 2 raised to the power of the minimum exponent.

A value of one in the rightmost bit position of the significand in each format is sometimes referred to as one ulp (unit in the last place).

Values of Nonzero Numbers

The values of nonzero numbers in the various formats are shown in Figure 19-8.

Number Class	Format	Value
Normalized	Short	±2e-127×(1.f)
	Long	±2e-1023×(1.f)
	Extended	±2e-16383×(1.f)
Denormalized	Short	±2-126×(0.f)
	Long	±2-1022×(0.f)
	Extended	±2-16382×(0.f)
F		

Explanation:

- Biased exponent (shown in decimal).
- Fraction (in binary).

Figure 19-8. Values of Nonzero Numbers

Programming Note: The IEEE standard specifies minimum requirements for the extended

	Format		
Property	Short	Long	Extended
Format length (bits)	32	64	128
Biased-exponent length (bits)	8	11	15
Fraction length (bits)	23	52	112
Precision (p)	24	53	113
Maximum exponent (Emax)	127	1023	16383
Minimum exponent (Emin)	-126	-1022	-16382
Exponent bias	127	1023	16383
Nmax	(1-2 ⁻²⁴)×2 ¹²⁸ ≃3.4×10 ³⁸	(1-2 ⁻⁵³)×2 ¹⁰²⁴ ≃1.8×10 ³⁰⁸	(1-2 ⁻¹¹³)×2 ¹⁶³⁸⁴ ≃1.2×10 ⁴⁹³²
Nmin	1.0×2 ⁻¹²⁶ ≃1.2×10 ⁻³⁸	1.0×2 ⁻¹⁰²² ≃2.2×10 ⁻³⁰⁸	1.0×2 ⁻¹⁶³⁸² ≃3.4×10 ⁻⁴⁹³²
Dmin	1.0×2 ⁻¹⁴⁹ ~1.4×10 ⁻⁴⁵	1.0×2 ⁻¹⁰⁷⁴ ≃4.9×10 ⁻³²⁴	1.0×2 ⁻¹⁶⁴⁹⁴ ≃6.5×10 ⁻⁴⁹⁶⁶

Explanation:

Value is approximate.

Dmin Smallest (in magnitude) representable denormalized number.

Nmax Largest (in magnitude) representable number.

Nmin Smallest (in magnitude) representable normalized number.

Figure 19-7. Summary of BFP Data Formats

format but does not include details. The BFP extended format meets these requirements, far exceeding them in the area of precision.

Classes of BFP Data

There are six classes of BFP data, which include numeric and related nonnumeric entities. Each data item consists of a sign, an exponent, and a significand. The exponent is biased such that all biased exponents are nonnegative unsigned numbers and the minimum biased exponent is zero. The significand consists of an explicit fraction and an implicit unit bit to the left of the binary point. The sign bit is zero for plus and one for minus.

All finite nonzero numbers within the normalized range permitted by a given format have a unique BFP representation. There are no unnormalized numbers, which numbers might allow multiple representations for the same values, and there are no unnormalized arithmetic operations. Tiny numbers of a magnitude below the minimum normalized number in a given format are represented as *denormalized* numbers, but those values are also represented uniquely. The implied unit bit of a normalized number is one, and that of a a denormalized number or a zero is zero.

The six classes of BFP data are summarized in Figure 19-9 on page 19-6.

Data Class	Sign	Biased Exponent	Unit Bit*	Fraction
Zero	±	0	0	0
Denormalized numbers	±	0**	0	Not 0
Normalized numbers	±	Not 0, not all ones	1	Any
Infinity	±	All ones	_	0
Quiet NaN	±	All ones	_	F0=1, Fr=any
Signaling NaN	±	All ones	_	F0=0, Fr≠0

Explanation:

- Does not apply.
- The unit bit is implied.
- The biased exponent is treated arithmetically as if it had the value one.
- F0 Leftmost bit of fraction.
- Fr Remaining bits of fraction.
- NaN Not-a-number.

Figure 19-9. Classes of BFP Data

The instruction TEST DATA CLASS may be used to determine the class of a BFP operand.

Zeros

Zeros have a biased exponent of zero and a zero fraction. The implied unit bit is zero. A +0 is distinct from -0, except that comparison treats them as equal.

Denormalized Numbers

Denormalized numbers are numbers which are smaller than the smallest normalized number and greater than zero in magnitude. They have a biased exponent of zero and a nonzero fraction. The biased exponent is treated arithmetically as if it were one, which causes the exponent to be the minimum exponent. The implied unit bit is zero.

Normalized Numbers

Normalized numbers have a biased exponent greater than zero but less than all ones. The implied unit bit is one, and the fraction may have any value.

Infinities

An infinity is represented by a biased exponent of all ones and a zero fraction. Infinities can participate in most arithmetic operations and give a consistent result, usually infinity. In comparisons, +∞ compares greater than any finite number, and -∞ compares less than any finite number.

Signaling and Quiet NaNs

A NaN (not-a-number) entity is represented by a biased exponent of all ones and a nonzero fraction. NaNs are produced in place of a numeric result after an invalid operation when there is no interruption. NaNs may also be used by the program to flag special operands, such as the contents of an uninitialized storage area.

There are two types of NaNs, signaling and quiet. A signaling NaN (SNaN) is distinguished from the corresponding quiet NaN (QNaN) by the leftmost fraction bit: zero for the SNaN and one for the QNaN. A special QNaN is supplied as the default result for an IEEE-invalid-operation condition; it has a plus sign and a leftmost fraction bit of one, with the remaining fraction bits being set to zeros.

Normally, QNaNs are just propagated during computations so that they will remain visible at the An SNaN operand end. causes an IEEE-invalid-operation exception. lf the IEEE-invalid-operation mask (FPC 0.0) is zero, the result is the corresponding QNaN, which is produced by setting the leftmost fraction bit to one, and the IEEE-invalid-operation flag (FPC 1.0) is set to one. If the IEEE-invalid-operation mask (FPC 0.0) is one, the operation is suppressed, and a data exception for IEEE-invalid operation occurs.

Programming Notes:

- 1. The program can generate and assign meanings to any nonzero fraction values of a The CPU propagates those values unchanged, except that an SNaN is changed corresponding QNaN if the the IEEE-invalid-operation mask bit is zero, and conversion to a narrower format may truncate significant bits on the right.
- 2. The standard requires SNaNs to signal the invalid-operation exception for the arithmetic, comparison, and conversion operations that are part of the standard, but it makes it an implementation option whether copying an SNaN without a change of format signals the

exception. In the appendix, the standard also makes it an implementation option whether SNaNs should signal the invalid-operation exception for the recommended functions of copying the sign, taking the absolute value, reversing the sign, and testing the data class of a number.

The above functions generally correspond to the instructions LOAD, LOAD COMPLEMENT, LOAD NEGATIVE, LOAD POSITIVE, and TEST DATA CLASS. These instructions do not signal the invalid-operation exception but, instead, treat SNaNs like any other data; giving an exception would be disruptive when the intention is to include SNaNs. TEST DATA CLASS does not give an exception since it is the instruction with which to test for the presence of SNaNs.

- LOAD AND TEST signals the invalid-operation exception when the operand is an SNaN. This instruction, in conjunction with the above instructions, gives the program the choice of either option permitted by the standard.
- Load-type instructions which change the precision signal the invalid-operation exception when the operand is an SNaN, as this is required by the standard.

BFP-Format Conversion

The instructions LOAD LENGTHENED and LOAD ROUNDED perform conversions of numbers between the short, long, and extended formats. For BFP formats, conversion involves adjustments to both the fraction and the exponent. When converting a normalized number to a wider format (short to long, long to extended, or short to extended), the fraction is adjusted by appending sufficient zeros on the right. Conversion to a narrower format requires rounding of the fraction before dropping excess bits on the right, and an IEEE-inexact condition may result.

The exponent is adjusted by adding or subtracting the difference in the biases of the two formats. When converting to a narrower format, this adjustment causes IEEE underflow if the resultant biased exponent would be less than one, or IEEE overflow if the resultant exponent would be equal to or greater than the maximum exponent for the new format.

When a denormalized number is converted to a wider format, the biased exponent of the source operand is treated as if it had the value one. The result is normalized.

Programming Notes:

- When a NaN is converted to a narrower format, the appropriate number of fraction bits on the right are simply dropped with no indication. This is unlike the conversion of nonzero numbers, where the loss of nonzero fraction bits causes an IEEE-inexact condition. Thus, programs which encode NaN fraction bits for specific purposes must ensure that the distinguishing bits are placed in the left part of the fraction.
- Converting a NaN from a wide format to a narrower format cannot turn the NaN into an infinity because an SNaN either causes an interruption or turns into a QNaN, and all QNaNs have a leftmost fraction bit of one.

BFP Rounding

Arithmetic and conversion operations are performed as if they first produced an intermediate result correct to infinite precision and with unbounded range. If this intermediate result can be represented exactly in the target format, then it is given exactly. Otherwise, the intermediate result is replaced by one of the two closest values that can be represented, the choice depending on the rounding mode.

Rounding is performed automatically as part of every arithmetic and conversion operation. The precision of the target (short, long, or extended) is specified by the operation code.

Rounding Mode

There are four rounding modes. The current rounding mode is specified by the value of two rounding-mode bits in the FPC register, as follows:

Round to nearest (default). Round the intermediate result up or down to the nearest representable value; that is, add, ignoring the sign, a one to the bit just beyond the last result bit to be retained, propagate the carry, and discard the bits beyond the last one to be retained. If the difference was exactly one-half ulp (a one in the bit position just beyond the last place, with all zeros beyond

that), the nearest even number is chosen; that is, after the rounding addition, the last result bit retained is set to zero.

If the absolute value of the intermediate result is equal to or greater than the largest representable number plus one-half ulp, that is, if the absolute value is equal to or greater than $2^{Emax} \times (2 - 2^{-p})$, the result is rounded to infinity with the same sign as the intermediate result.

- Round toward 0. Discard all bits to the right of the last intermediate-result bit to be retained.
- Round toward +∞. If the intermediate result is positive and there are any ones to the right of the last result bit to be retained, add one to that bit. Then, for either sign, discard the bits beyond the last one to be retained.
- Round toward $-\infty$. If the intermediate result is negative and there are any ones to the right of the last result bit to be retained, subtract one from that bit (that is, add one to the magnitude). Then, for either sign, discard the bits beyond the last one to be retained.

Programming Notes:

- 1. Rounding a finite result toward zero cannot give infinity.
- 2. Rounding a result toward +∞ can give +∞ but not –∞.
- 3. Rounding a result toward $-\infty$ can give $-\infty$ but not +∞.

Normalization and **Denormalization**

Every arithmetic or conversion operation is considered to produce an intermediate result as if the precision and exponent range were unbounded, unless the result is defined to be zero, infinity, or NaN. The final result is produced by normalizing and then rounding this intermediate result. When there is exponent underflow, that is, the biased exponent of the normalized intermediate result is less than one, then the intermediate result is denormalized to produce the final result, as described below.

Denormalization consists in shifting the significand, including the units bit, to the right while introducing zero bits on the left, and in increasing the exponent by one for each bit of shift. When the biased exponent reaches +1, the significand is rounded according to the current If all bits of the rounded rounding mode. significand are zeros, the result is made zero. If rounding produces a carry into the units bit position of the significand, the biased exponent remains +1, since this result is a normalized number (±2Emin). Otherwise, the units bit remains zero, the biased exponent is set to zero, and the result is considered denormalized.

Arithmetic operations on denormalized operands are performed as if the operands had first been normalized.

Intermediate results are first normalized or denormalized, as required, and then rounded. avoids double rounding of a single operation, which might increase the rounding error. (Any right shift required after a carry from rounding to renormalize the result does not require a second rounding, because the bit shifted off on the right is always zero.)

BFP Comparison

Comparisons are always exact and cannot cause an IEEE-inexact condition.

Comparison ignores the sign of zero, that is, +0 equals -0.

Infinities with like sign compare equal, that is, $+\infty$ equals $+\infty$, and $-\infty$ equals $-\infty$.

A NaN compares as unordered with any other operand, whether a finite number, an infinity, or another NaN, including itself.

Two sets of instructions are provided: COMPARE and COMPARE AND SIGNAL. In the absence of QNaNs, these instructions work the same. These instructions work differently only when both of the following are true:

- Neither operand of the instruction is an SNaN
- · At least one operand of the instruction is a QNaN

In this case, COMPARE simply sets condition code 3, but COMPARE AND SIGNAL recognizes the IEEE-invalid-operation condition. If any

operand is an SNaN, both instructions recognize the IEEE-invalid-operation condition.

The action when the IEEE-invalid-operation condition is recognized depends on the IEEE-invalid-operation mask bit in the FPC register. If the mask bit is zero, then the instruction execution is completed by setting condition code 3, and the IEEE-invalid-operation flag in the FPC register is set to one. If the mask bit is one, then the condition is reported as a program interruption for a data exception with DXC 80 hex (IEEE invalid operation).

Programming Note: A compiler can select either COMPARE or COMPARE AND SIGNAL for a comparison, depending on whether the IEEE standard or a relevant language standard requires a QNaN to be recognized as an exception condition.

Condition Codes for BFP Instructions

For arithmetic operations with finite or infinite numeric results, condition codes 0, 1, and 2 are set to indicate that the result is a zero of either sign, less than zero, or greater than zero, respectively. The condition-code setting depends only on an inspection of the rounded result. For comparison operations, condition codes 0, 1, and 2 indicate equal, low, or high, respectively. These settings are the same as for the HFP instructions.

Condition code 3 can also be set. After an arithmetic operation, condition code 3 indicates a NaN result of either sign. After a comparison, it indicates that a NaN was involved in the comparison (the unordered condition). See Figure 19-10.

СС	Arithmetic	Comparison
0	±0	Equal
1	<0	Low
2	>0	High
3	±NaN	Unordered

Figure 19-10. Condition Codes

Remainder

The instruction DIVIDE TO INTEGER produces two floating-point results, an exact integer quotient and the corresponding remainder. The remainder is defined as follows:

Let

a = Dividend

b = Divisor

q = Exact quotient (a÷b)

r = Remainder

in the selected floating-point format. Then

 $r = a-b \cdot n$

where n is an integer. If q is an integer, then n equals q. Otherwise, n is obtained by rounding q according to a specified quotient rounding mode.

When the specified quotient rounding mode is round to nearest or round toward zero, the remainder is exact for any finite dividend and any nonzero divisor. The remainder cannot overflow.

If the integer quotient has a value that lies outside the range of the operand format, a wrapped result is provided.

In certain cases where the number of bits in the integer quotient exceeds or may exceed the maximum number of bits provided in the precision of the operand format, partial results are produced, and more than one execution of the instruction is required to obtain the final result; this may be done with a simple instruction loop.

Partial results are produced when the precise quotient is not an integer and the two integers closest to this precise quotient cannot both be represented exactly in the precision of the quotient. This situation exists when the precise quotient is greater than 2^P, where P is the precision of the operand format, and the remainder is not zero. When the remainder is zero, then the quotient is an integer, and the number of bits required to represent the quotient is never more than the precision of the target.

Programming Note: The remainder result of DIVIDE TO INTEGER with a specified quotient rounding mode of round to nearest corresponds to the *Remainder* function in the IEEE standard. This function is similar to the *MOD* function found in some languages and to the mathematical

modulo function, but they are not the same. They differ in the definition of n:

Remainder n is g rounded to nearest. n is a rounded toward $-\infty$. MOD n is a rounded toward 0.

Another important difference is that implementations of modulo and MOD may put range restrictions on the result because they may simply use the DIVIDE instruction and accept its range restrictions.

The MOD definition provides an exact result, as does Remainder, but the modulo definition may result in rounding errors.

The differences between the various methods may be illustrated by the simple example of computing a divided by b to obtain an integer quotient n, where a is a series of integers, and b is +4 or -4. Figure 19-11 on page 19-11 shows the results for the three definitions.

The result of Remainder lies in the range of zero to one-half the divisor, inclusive, in magnitude. A zero result is defined to have the sign of the dividend. A zero divisor is invalid.

The modulo and MOD results can both be computed from the Remainder result; the reverse may not be true, because of rounding errors and, on the depending implementation, restrictions.

An extreme example of the rounding error that can occur with the modulo definition is the following, where the result is restricted to two significant decimal digits:

modulo(0.01, -95) = -94.99, which rounds to -95

Remainder(0.01, -95) = 0.01

The properly rounded modulo result is completely wrong since it is equal to the divisor instead of being smaller in magnitude. The Remainder result is exact and can be used to compute the theoretical result of modulo.

Remainder is included as an arithmetic operation because of its usefulness in argument reduction when computing elementary transcendental functions. Thus, SIN(X) can be computed to full precision for any value of X in degrees by first reducing the argument to Remainder(X,360).

IEEE Exception Conditions

The results of each of the IEEE exception conditions are controlled by a mask bit in the FPC reg-When an IEEE exception condition is recognized, one of two actions is taken:

- · If the corresponding mask bit in the FPC register is zero, a default action is taken, as specified for each condition, and the corresponding flag bit in the FPC register is set to Program execution then continues one. normally.
- · If the corresponding mask bit in the FPC register is one, a program interruption for a data exception occurs, the operation is suppressed or completed, depending on the condition, and the data-exception code (DXC) assigned for that condition is provided.

IEEE Invalid Operation

An IEEE-invalid-operation condition is recognized when, in the execution of a BFP instruction, any of the following occurs:

- 1. An SNaN is encountered in any BFP arithmetic, comparison, or conversion operation or by LOAD AND TEST.
- 2. A QNaN is encountered in a BFP comparison by COMPARE AND SIGNAL.
- 3. A BFP difference is undefined (addition of infinities of opposite sign, or subtraction of infinities of like sign).
- 4. A BFP product is undefined (zero times infinity).
- 5. A BFP quotient is undefined (DIVIDE instruction with both operands zero or both operands infinity).
- 6. A BFP remainder is undefined (DIVIDE TO INTEGER with a dividend of infinity or a divisor of zero).
- 7. A BFP square root is undefined (negative nonzero operand).

If the IEEE-invalid-operation mask bit in the FPC register is zero, the IEEE-invalid-operation flag bit in the FPC register is set to one. The completion of the operation depends on the type of operation and the operands.

	
	a -8 -7 -6 -5 -4 -3 -2 -1 -0 +0 +1 +2 +3 +4 +5 +6 +7 +8
	Remainder
b=+4: n	-2 -2 -2 -1 -1 -1 -0 -0 -0 +0 +0 +0 +1 +1 +1 +2 +2 +2
r	-0 +1 +2 -1 -0 1 -2 -1 -0 +0 +1 +2 -1 +0 +1 -2 -1 +0
b=-4: n	+2 +2 +2 +1 +1 +1 +0 +0 +0 -0 -0 -0 -1 -1 -1 -2 -2 -2
r	-0 +1 +2 -1 -0 +1 -2 -1 -0 +0 +1 +2 -1 +0 +1 -2 -1 +0
	MOD
b=+4: n	-2 -1 -1 -1 -1 0 0 0 0 0 0 0 +1 +1 +1 +1 +2
r	0 -3 -2 -1 0 -3 -2 -1 0 +1 +2 +3 0 +1 +2 +3 0
b=-4: n	+2 +1 +1 +1 +1 0 0 0 0 0 0 0 -1 -1 -1 -1 -2
r	0 -3 -2 -1 0 -3 -2 -1 0 +1 +2 +3 0 +1 +2 +3 0
	modulo
b=+4: n	-2 -2 -2 -2 -1 -1 -1 -1 0 0 0 0 +1 +1 +1 +1 +2
r	0 +1 +2 +3 0 +1 +2 +3 0 +1 +2 +3 0 +1 +2 +3 0
b=-4: n	+2 +1 +1 +1 +1 0 0 0 0 -1 -1 -1 -1 -2 -2 -2 -2
r	0 -3 -2 -1 0 -3 -2 -1 0 -3 -2 -1 0
Evnlanati	· ^

- a Dividend.
- b Divisor.
- n Integer quotient.
- r Result (Remainder, MOD, or modulo).

Figure 19-11. Comparison of Remainder with MOD and Modulo

If the instruction performs a comparison and no program interruption occurs, the comparison result is *unordered*.

If the instruction is one that produces a BFP result, if no program interruption occurs, and if none of the operands is a NaN, the result is the default QNaN. If one of the operands is a NaN, that operand becomes the result unchanged, except that an SNaN is first converted to the corresponding QNaN by setting the leftmost fraction bit to one.

If the IEEE-invalid-operation mask bit in the FPC register is one, the operation is suppressed, and the condition is reported as a program interruption for a data exception with DXC 80 hex.

IEEE Division-By-Zero

An IEEE-division-by-zero condition is recognized when in BFP division the divisor is zero and the dividend is a finite nonzero number.

If the IEEE-division-by-zero mask bit in the FPC register is zero, the IEEE-division-by-zero flag bit in the FPC register is set to one. The operation is completed using as the result an infinity with a

sign that is the exclusive or of the dividend and divisor signs.

If the IEEE-division-by-zero mask bit in the FPC register is one, the operation is suppressed, and the condition is reported as a program interruption for a data exception with DXC 40 hex.

IEEE Overflow

An IEEE-overflow condition is recognized when the exponent of the rounded result of a BFP operation would be greater than the maximum exponent of the target format if the exponent range were unbounded.

If the IEEE-overflow mask bit in the FPC register is zero, the IEEE-overflow flag bit in the FPC register is set to one. The result of the operation depends on the sign of the intermediate result and on the current rounding mode:

- 1. When rounding to nearest, the result is infinity with the sign of the intermediate result.
- 2. When rounding toward 0, the result is the largest finite number of the format, with the sign of the intermediate result.

- 3. When rounding toward $+\infty$, the result is $+\infty$ if the sign is plus, or it is the finite negative number with the largest magnitude if the sign is minus.
- 4. When rounding toward $-\infty$, the result is the largest finite positive number if the sign is plus or $-\infty$ if the sign is minus.

If the IEEE-overflow mask bit in the FPC register is one, the operation is completed by producing a wrapped result, and the condition is reported as a program interruption for a data exception with DXC 20, 28, or 2C hex, depending on whether the wrapped result is exact, inexact and truncated, or inexact and incremented, respectively.

IEEE Underflow

An IEEE-underflow condition is recognized when the exponent of the exact result of a BFP operation would be less than the minimum exponent of the target format.

If the IEEE-underflow mask bit in the FPC register is zero, then the action depends on whether the result can be represented exactly and, if not, also on the setting of the IEEE-inexact mask bit in the FPC register. If the result can be represented exactly, the operation is completed by denormalizing the intermediate result. If the result cannot be represented exactly and the IEEE-inexact mask bit in the FPC register is zero, the operation is completed by denormalizing and rounding the intermediate result, and the IEEE-underflow and IEEE-inexact flag bits in the FPC register are set If the result cannot be represented exactly and the IEEE-inexact mask bit in the FPC register is one, the IEEE-underflow flag bit in the FPC register is set to one, and the inexact condition is reported as a program interruption for a data exception with DXC 08 or 0C hex, depending on whether the result is inexact and truncated or inexact and incremented, respectively.

If the IEEE-underflow mask bit in the FPC register is one, then, regardless of whether the result could have been represented exactly, the operation is completed by producing a wrapped result, and the condition is reported as a program interruption for a data exception with DXC 10, 18, or 1C hex, depending on whether the wrapped result is exact, inexact and truncated, or inexact and incremented, respectively.

IEEE Inexact

An IEEE-inexact condition is recognized when the rounded result of a BFP operation differs in value from the intermediate result computed as if exponent range and precision were unbounded. The condition is also recognized if rounding the result causes IEEE overflow and the IEEE-overflow mask bit is zero. The operation is completed using the rounded result or, in case of overflow or underflow, the result specified for IEEE overflow or IEEE underflow.

If the IEEE-inexact mask bit in the FPC register is zero, the IEEE-inexact flag bit in the FPC register is set to one.

If the IEEE-inexact mask bit in the FPC register is one, the operation is completed, and the condition is reported as a program interruption for a data exception with DXC 08 or 0C hex, depending on whether the result is inexact and truncated or inexact and incremented, respectively.

Programming Notes:

- 1. All IEEE traps are reported by means of a program interruption for a data exception with a data-exception code. The use of data exception provides the application program with a convenient interface since this exception is one of the original 15 exceptions in the System/360 architecture and is supported by most control programs that support the ESA/390 architecture.
- 2. The IEEE standard includes recommendations for the trap handler. When a system traps, the trap handler should be able to determine:
 - a. Which exception(s) occurred on this operation.
 - b. The kind of operation that was being performed.
 - c. The destination's format.
 - d. For overflow, underflow, and inexact exceptions, the correctly rounded result, including information that might not fit in the destination's format.
 - e. For invalid-operation and divide-by-zero exceptions, the operand values.

Items a and d are supplied as part of the interruption action. Items b, c, and e can be obtained starting with the instruction address

- in the old PSW and from this finding the instruction (which indicates the operation and format) and then the operands.
- The description of underflow is one of the most difficult parts of the standard to understand. This is because:
 - a. The condition is described as two "correlated events" "tininess" and "loss of accuracy."
 - b. For tininess, the standard provides two options for detection: "after rounding" or "before rounding."
 - c. For loss of accuracy, the standard provides two options for detection: "denormalization loss" or "inexact result."
 - d. Implementation of the trap is optional.
 - e. The conditions to signal underflow are different depending on whether or not the trap is taken.

Each of the above items is discussed below.

- a. Tininess refers to a nonzero number strictly between ±2^{Emin}. (All denormalized numbers are in this range.) Loss of accuracy means that the result cannot be represented exactly.
- b. Detection of tininess after or before rounding differs only for the case when "rounding" would increase the magnitude of the result to exactly ±2^{Emin}. It must be noted, however, that the action which the standard here calls "rounding" is not the rounding to produce the delivered result but rounding to compute an intermediate value having the precision of the result but "as though the exponent range were unbounded." In fact, it is possible that the delivered result may not be tiny even though the intermediate value "after rounding" is tiny.

The option selected in the ESA/390 BFP architecture (and the RS/6000) is to detect tininess before rounding.

c. The difference between detection of loss of accuracy as a denormalization loss or as an inexact result can best be understood by considering two intermediate values: (1) a precise intermediate value, which has unbounded precision and unbounded exponent range, and (2) a rounded intermediate value, which is obtained by rounding the precise intermediate value to the precision of the result but with unbounded exponent range. Inexact result is said to occur when the delivered result differs from the precise intermediate value. Denormalization loss is said to occur when the delivered result differs from the rounded intermediate value. The two options differ in the case when the delivered result is equal in value to the rounded intermediate value but these are not equal to the precise intermediate value. Although the standard uses the term "denormalization loss," this condition includes a case in which the delivered result is normalized.

The option selected in the ESA/390 BFP architecture (and the RS/6000) is to detect "loss of accuracy" as an inexact result.

- d. Although the standard does not require traps to be implemented for underflow or the other arithmetic exceptions, it does state that "with each exception should be associated a trap under user control." Since it also defines "should" as "that which is strongly recommended as being in keeping with the intent of the standard," the ESA/390 BFP architecture provides traps by means of program interruptions.
- e. When the underflow trap is enabled, underflow is to be signaled when tininess is detected regardless of loss of accuracy. When the underflow trap is not enabled, the underflow flag bit is to be set only when both tininess and loss of accuracy have been detected. Add and subtract can result in tiny or inexact results, but not both. Thus, when underflow is disabled, add and subtract never set the underflow flag bit.

Result Figures

Concise descriptions of the results produced by many of the BFP instructions are made by means of figures which contain columns and rows representing all possible combinations of BFP data class for the source operands of an instruction. The information shown at the intersection of a row and a column is one or more symbols representing the result or results produced for that particular combi-

nation of source-operand data classes. Explanations of the symbols used are contained in each figure. In many cases, the explanation of a particular result is in the form of a cross reference to another figure. In many cases, the information shown at the intersection consists of several symbols separated by commas. All such results are produced unless one of the results is a program interruption. In the case of a program interruption, the operation is suppressed or completed as shown in Figure 19-13.

Data-Exception Codes (DXC) and Abbreviations

Figure 19-12 on page 19-15 shows IEEE exception-condition and flag abbreviations that are used in the result figures, and it explains the

symbols "Xi:" and "Xz:" that are used in the figures. Bits 0-4 (i,z,o,u,x) of the eight-bit dataexception code (DXC) in byte 2 of the FPC register are trap flags and correspond to the same bits in bytes 0 and 1 of the register (IEEE masks and IEEE flags). The trap flag for an exception, instead of the IEEE flag, is set to one when an interruption for the exception is enabled by the corresponding IEEE mask bit. Bit 5 of byte 2 (y) is used in conjunction with bit 4, inexact (x), to indicate that the result has been incremented in magnitude.

Figure 19-13 shows the various DXCs that can be indicated, the associated instruction endings, and abbreviations that are used for the DXCs in the result figures. (The abbreviation "PID" stands for "program interruption for a data exception.")

	DXC		
Abbr.	(Hex)	Data-Exception-Code Name	Instruction Ending
PIDx	08	IEEE inexact and truncated	Complete
PIDy	0C	IEEE inexact and incremented	Complete
PIDu	10	IEEE underflow, exact	Complete, wrap exponent
PIDux	18	IEEE underflow, inexact and truncated	Complete, wrap exponent
PIDuy	1C	IEEE underflow, inexact and incremented	Complete, wrap exponent
PIDo	20	IEEE overflow, exact	Complete, wrap exponent
PIDox	28	IEEE overflow, inexact and truncated	Complete, wrap exponent
PIDoy	2C	IEEE overflow, inexact and incremented	Complete, wrap exponent
PIDz	40	IEEE division by zero	Suppress
PIDi	80	IEEE invalid operation	Suppress

Figure 19-13. IEEE Data-Exception Codes (DXC) and Abbreviations

Instructions

The BFP instructions and their mnemonics and operation codes are listed in Figure 19-14 on page 19-16. The figure indicates, in the column labeled "Characteristics," the instruction format, when the condition code is set, the instruction fields that designate access registers, and the exceptional conditions in operand designations, data, or results that cause a program interruption.

All BFP instructions are subject to the AFP-register-control bit, bit 45 of control register 0. For the BFP instructions to be executed successfully, the AFP-register-control bit must be one; otherwise, a BFP-instruction data exception, DXC 2, is recognized.

Mnemonics for the BFP instructions are distinguished from the corresponding HFP instructions by a B in the mnemonic. Mnemonics for the BFP instructions have an R as the last letter when the instruction is in the RRE or RRF format. Certain letters are used for BFP instructions to represent operand-format length, as follows:

- F Thirty-two-bit fixed point
- Sixty-four-bit fixed point G
- D Long

Exception Condition	FPC	IEEE	Flag	
Name	Abbr.	IEEE Mask Bit	FPC Bit	Abbr.
IEEE invalid operation	Xi ¹	0.0	1.0	SFi
IEEE division by zero	Xz²	0.1	1.1	SFz
IEEE overflow	Xo	0.2	1.2	SFo
IEEE underflow	Xu	0.3	1.3	SFu
IEEE inexact	Xx	0.4	1.4	SFx

- The symbol "Xi:" followed by a list of results in a figure indicates that, when FPC 0.0 is zero, then instruction execution is completed by setting SFi (FPC 1.0) to one and producing the indicated results; and when FPC 0.0 is one, then instruction execution is suppressed, the data exception code (DXC) is set to 80 hex, and a program interruption for a data exception occurs.
- The symbol "Xz:" followed by a list of results in a figure indicates that, when FPC 0.1 is zero, then instruction execution is completed by setting SFz (FPC 1.1) to one and producing the indicated results; and when FPC 0.1 is one, then instruction execution is suppressed, the data exception code (DXC) is set to 40 hex, and a program interruption for a data exception occurs.

Figure 19-12. IEEE Exception-Condition and Flag Abbreviations

E ShortX Extended

Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the assembler language are shown with each instruction. For a register-to-register operation using COMPARE (short), for example, CEBR is the mnemonic and R_1, R_2 the operand designation.

Name	Mne- monic		Characteristics	Op Code
ADD (extended BFP) ADD (long BFP) ADD (long BFP) ADD (short BFP) ADD (short BFP)	AXBR ADBR ADB AEBR AEB	RRE C RRE C RXE C RRE C RXE C	Db Xi Xo Xu Xx	B34A B31A ED1A B30A ED0A
COMPARE (extended BFP) COMPARE (long BFP) COMPARE (long BFP) COMPARE (short BFP) COMPARE (short BFP)	CXBR CDBR CDB CEBR CEB	RRE C RRE C RXE C RRE C RXE C	Db Xi	B349 B319 ED19 B309 ED09
COMPARE AND SIGNAL (extended BFP) COMPARE AND SIGNAL (long BFP) COMPARE AND SIGNAL (long BFP) COMPARE AND SIGNAL (short BFP) COMPARE AND SIGNAL (short BFP)	KXBR KDBR KDB KEBR KEB	RRE C RRE C RXE C RRE C RXE C	Db Xi	B348 B318 ED18 B308 ED08
CONVERT FROM FIXED (32 to ext. BFP) CONVERT FROM FIXED (32 to long BFP) CONVERT FROM FIXED (32 to short BFP) CONVERT FROM FIXED (64 to ext. BFP) CONVERT FROM FIXED (64 to long BFP)	CXFBR CDFBR CEFBR CXGBR CDGBR	RRE RRE RRE N	1 1.	B396 B395 B394 B3A6 B3A5
CONVERT FROM FIXED (64 to short BFP) CONVERT TO FIXED (ext. BFP to 32) CONVERT TO FIXED (long BFP to 32) CONVERT TO FIXED (short BFP to 32) CONVERT TO FIXED (ext. BFP to 64)	CFDBR CFEBR	RRE N RRF C RRF C RRF C RRF C N	SP Db Xi Xx SP Db Xi Xx Xx	B3A4 B39A B399 B398 B3AA
CONVERT TO FIXED (long BFP to 64) CONVERT TO FIXED (short BFP to 64) DIVIDE (extended BFP) DIVIDE (long BFP) DIVIDE (long BFP)		RRF C N RRF C N RRE RRE RXE	SP Db Xi Xz Xo Xu Xx SP Db Xi Xz Xo Xu Xx Db Xi Xz Xo Xu Xx	B3A9 B3A8 B34D B31D ED1D
DIVIDE (short BFP) DIVIDE (short BFP) DIVIDE TO INTEGER (long BFP) DIVIDE TO INTEGER (short BFP) EXTRACT FPC		RRE RXE RRF C RRF C RRE	A Db Xi Xz Xo Xu Xx Db Xi Xz Xo Xu Xx SP Db Xi Xu Xx SP Db Xi Xu Xx Db Xi Xu Xx Db Xi Xu Xx	B30D ED0D B35B B353 B38C
LOAD AND TEST (extended BFP) LOAD AND TEST (long BFP) LOAD AND TEST (short BFP) LOAD COMPLEMENT (extended BFP) LOAD COMPLEMENT (long BFP)	LTDBR LTEBR LCXBR	RRE C RRE C RRE C RRE C RRE C	SP Db Xi Db Xi Db Xi SP Db Db	B342 B312 B302 B343 B313

Figure 19-14 (Part 1 of 3). Summary of BFP Instructions

Name	Mne- monic		С	haracteris	tics		Op Code
LOAD COMPLEMENT (short BFP) LOAD FP INTEGER (extended BFP) LOAD FP INTEGER (long BFP) LOAD FP INTEGER (short BFP) LOAD FPC	LCEBR FIXBR FIDBR FIEBR LFPC	RRF	SP	Db Db Xi Db Xi Db Xi Db	Xx Xx Xx	B2	B303 B347 B35F B357 B29D
LOAD LENGTHENED (long to ext. BFP) LOAD LENGTHENED (long to ext. BFP) LOAD LENGTHENED (short to ext. BFP) LOAD LENGTHENED (short to ext. BFP) LOAD LENGTHENED (short to long BFP)	LXDBR LXDB LXEBR LXEB LDEBR	RXE RRE RXE	A SP SP	Db Xi Db Xi Db Xi Db Xi Db Xi			B305 ED05 B306 ED06 B304
LOAD LENGTHENED (short to long BFP) LOAD NEGATIVE (extended BFP) LOAD NEGATIVE (long BFP) LOAD NEGATIVE (short BFP) LOAD POSITIVE (extended BFP)	LNDBR LNEBR	RXE RRE C RRE C RRE C RRE C		Db Xi Db Db Db Db		B2	ED04 B341 B311 B301 B340
LOAD POSITIVE (long BFP) LOAD POSITIVE (short BFP) LOAD ROUNDED (extended to long BFP) LOAD ROUNDED (extended to short BFP) LOAD ROUNDED (long to short BFP)	LPEBR LDXBR	RRE		Db Xi	Xo Xu Xx Xo Xu Xx Xo Xu Xx		B310 B300 B345 B346 B344
MULTIPLY (extended BFP) MULTIPLY (long BFP) MULTIPLY (long BFP) MULTIPLY (long to extended BFP) MULTIPLY (long to extended BFP)	MXBR MDBR MDB MXDBR MXDBR	RRE RRE RXE RRE RXE	A SP	Db Xi	Xo Xu Xx Xo Xu Xx Xo Xu Xx		B34C B31C ED1C B307 ED07
MULTIPLY (short BFP) MULTIPLY (short BFP) MULTIPLY (short to long BFP) MULTIPLY (short to long BFP) MULTIPLY AND ADD (long BFP)	MEEBR MEEB MDEBR MDEB MADBR	RXE RRE RXE	A A	Db Xi Db Xi Db Xi	Xo Xu Xx Xo Xu Xx Xo Xu Xx		B317 ED17 B30C ED0C B31E
MULTIPLY AND ADD (long BFP) MULTIPLY AND ADD (short BFP) MULTIPLY AND ADD (short BFP) MULTIPLY AND SUBTRACT (long BFP) MULTIPLY AND SUBTRACT (long BFP)	MADB MAEBR MAEB MSDBR MSDB	RXF	A A A	Db Xi Db Xi Db Xi	Xo Xu Xx Xo Xu Xx Xo Xu Xx Xo Xu Xx Xo Xu Xx	B2	ED1E B30E ED0E B31F ED1F
MULTIPLY AND SUBTRACT (short BFP) MULTIPLY AND SUBTRACT (short BFP) SET FPC SET ROUNDING MODE SQUARE ROOT (extended BFP)	MSEBR MSEB SFPC SRNM SQXBR	RXF RRE S			Xo Xu Xx Xo Xu Xx Xx	B2	B30F ED0F B384 B299 B316

Figure 19-14 (Part 2 of 3). Summary of BFP Instructions

Name	Mne- monic		CI	naracteri	istics			Op Code
SQUARE ROOT (long BFP) SQUARE ROOT (long BFP) SQUARE ROOT (short BFP) SQUARE ROOT (short BFP) STORE FPC	SQDBR SQDB SQEBR SQEB STFPC	RXE RRE RXE	A A A	Db Xi Db Xi Db Xi Db Xi Db Xi	Xx Xx Xx Xx	ST		B314
SUBTRACT (extended BFP) SUBTRACT (long BFP) SUBTRACT (long BFP) SUBTRACT (short BFP) SUBTRACT (short BFP)	SXBR SDBR SDB SEBR SEB	RRE C RRE C RXE C RRE C RXE C	SP A A	Db Xi Db Xi Db Xi Db Xi Db Xi	Xo Xu Xx Xo Xu Xx Xo Xu Xx Xo Xu Xx Xo Xu Xx		B2 B2	B34B B31B ED1B B30B ED0B
TEST DATA CLASS (extended BFP) TEST DATA CLASS (long BFP) TEST DATA CLASS (short BFP)	TCXB TCDB TCEB	RXE C RXE C RXE C	SP	Db Db Db				ED12 ED11 ED10

- Access exceptions for logical addresses.
- B2 field designates an access register in the access-register mode. В2
- BF BFP facility.
- C Condition code is set.
- Db BFP-instruction data exception.
- Instruction is new in z/Architecture as compared to ESA/390. N
- **RRE** RRE instruction format.
- **RRF** RRF instruction format.
- RXERXE instruction format.
- RXF instruction format. RXF
- SP Specification exception.
- ST PER storage-alteration event.
- Χi IEEE invalid-operation condition.
- IEEE overflow condition. Хо
- IEEE underflow condition. Χu
- Хx IEEE inexact condition.

'B31A'


'B34A'

IEEE division-by-zero condition. Χz

Figure 19-14 (Part 3 of 3). Summary of BFP Instructions

Long BFP

Extended BFP



ADBR

AXBR

The second operand is added to the first operand, and the sum is placed at the first-operand location.

If both operands are numeric and finite, they are added algebraically, forming an intermediate sum. The intermediate sum, if nonzero, is normalized and rounded to the operand format according to the current rounding mode. The sum is then placed at the result location.

The sign of the sum is determined by the rules of algebra. This also applies to a result of zero:

- If the result of rounding a nonzero intermediate sum is zero, the sign of the zero result is the sign of the intermediate sum.
- If the sum of two operands with opposite signs is exactly zero, the sign of the result is plus in all rounding modes except round toward -∞, in which mode the sign is minus.
- The sign of the sum x plus x is the sign of x, even when x is zero.

If one operand is an infinity and the other is finite and numeric, the result is that infinity. If both operands are infinities of the same sign, the result is the same infinity. If the two operands are infinities of opposite signs, an IEEE-invalid-operation condition is recognized.

See Figure 19-16 on page 19-20 for a detailed description of the results of this instruction. (Figure 19-15 is referred to by Figure 19-16.)

For AXBR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 Result is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 Result is a NaN

IEEE Exception Conditions:

- Invalid operation
- Overflow
- Underflow
- Inexact

Program Exceptions:

- Access (fetch, operand 2 of AEB and ADB only)
- · Data with DXC 2, BFP instruction
- Data with DXC for IEEE exception condition
- Operation (if the BFP facility is not installed)
- Specification (AXBR only)

Programming Note: Interchanging the two operands in a BFP addition does not affect the value of the sum when the result is numeric. This is not true, however, when both operands are QNaNs, in which case the result is the first operand; or when both operands are SNaNs and the IEEE-invalid-operation mask bit in the FPC register is zero, in which case the result is the QNaN derived from the first operand.

Value of Result	(r)	Condition Code			
r=0		cc0			
r<0		cc1			
r>0		cc2			
Explanation:					
ccn Condition code is set to n.					

Figure 19-15. Condition Code for Resultant Sum

First Operand		Results for ADD (a+b) when Second Operand (b) Is									
(a) Is	-∞	–Nn	–Dn	-0	+0	+Dn	+Nn	+∞	QNaN	SNaN	
-∞	T(-∞), cc1	T(-∞), cc1	T(-∞), cc1	T(-∞), cc1	T(-∞), cc1	T(-∞), cc1	T(-∞), cc1	Xi: T(dNaN), cc3	T(b), cc3	Xi: T(b*), cc3	
–Nn	T(-∞), cc1	R(a+b), cc1	R(a+b), cc1	T(a), cc1	T(a), cc1	R(a+b), cc1	R(a+b), ccrs	T(+∞), cc2	T(b), cc3	Xi: T(b*), cc3	
–Dn	T(-∞), cc1	R(a+b), cc1	R(a+b), cc1	R(a), cc1	R(a), cc1	R(a+b), ccrs	R(a+b), cc2	T(+∞), cc2	T(b), cc3	Xi: T(b*), cc3	
-0	T(-∞), cc1	T(b), cc1	R(b), cc1	T(-0), cc0	Rezd, cc0	R(b), cc2	T(b), cc2	T(+∞), cc2	T(b), cc3	Xi: T(b*), cc3	
+0	T(-∞), cc1	T(b), cc1	R(b), cc1	Rezd, cc0	T(+0), cc0	R(b), cc2	T(b), cc2	T(+∞), cc2	T(b), cc3	Xi: T(b*), cc3	
+Dn	T(-∞), cc1	R(a+b), cc1	R(a+b), ccrs	R(a), cc2	R(a), cc2	R(a+b), cc2	R(a+b), cc2	T(+∞), cc2	T(b), cc3	Xi: T(b*), cc3	
+Nn	T(-∞), cc1	R(a+b), ccrs	R(a+b), cc2	T(a), cc2	T(a), cc2	R(a+b), cc2	R(a+b), cc2	T(+∞), cc2	T(b), cc3	Xi: T(b*), cc3	
+∞	Xi: T(dNaN), cc3	T(+∞), cc2	T(+∞), cc2	T(+∞), cc2	T(+∞), cc2	T(+∞), cc2	T(+∞), cc2	T(+∞), cc2	T(b), cc3	Xi: T(b*), cc3	
QNaN	T(a), cc3	T(a), cc3	T(a), cc3	T(a), cc3	T(a), cc3	T(a), cc3	T(a), cc3	T(a), cc3	T(a), cc3	Xi: T(b*), cc3	
SNaN	Xi: T(a*), cc3	Xi: T(a*), cc3	Xi: T(a*), cc3	Xi: T(a*), cc3	Xi: T(a*), cc3	Xi: T(a*), cc3	Xi: T(a*), cc3	Xi: T(a*), cc3	Xi: T(a*), cc3	Xi: T(a*), cc3	

* The SNaN is converted to the corresponding QNaN before it is placed at the target operand location.

ccn Condition code is set to n.

ccrs Condition code is set according to the resultant sum. See Figure 19-15 on page 19-19.

dNaN Default quiet NaN.

Dn Denormalized number.

Nn Normalized nonzero number.

R(v) Rounding and range action is performed on the value v. See Figure 19-17 on page 19-21.

Rezd Exact zero-difference result. See Figure 19-17 on page 19-21.

T(x) The value x is placed at the target operand location.

Xi: IEEE invalid-operation exception. The results shown are produced only when FPC 0.0 is zero.

		w		Result (r)	ls
	_	То	Toward	Toward	Toward
Range of v	Case	Nearest	0	+∞	-∞
v < -Nmax, p < -Nmax	Overflow	-∞1	-Nmax	-Nmax	-∞1
v < -Nmax, p = -Nmax	Normal	-Nmax	-Nmax	-Nmax	_
-Nmax ≤ v ≤ -Nmin	Normal	р	р	р	р
–Nmin < v ≤ –Dmin	Tiny	d*	d	d	d*
-Dmin < v < -Dmin/2	Tiny	–Dmin	-0	-0	–Dmin
–Dmin/2 ≤ v < 0	Tiny	-0	-0	-0	–Dmin
v = 0	Exact zero difference ²	+0	+0	+0	-0
0 < v ≤ +Dmin/2	Tiny	+0	+0	+Dmin	+0
+Dmin/2 < v < +Dmin	Tiny	+Dmin	+0	+Dmin	+0
+Dmin ≤ v < +Nmin	Tiny	d*	d	d*	d
+Nmin ≤ v ≤ +Nmax	Normal	р	р	р	р
+Nmax < v, p = +Nmax	Normal	+Nmax	+Nmax	_	+Nmax
+Nmax < v, +Nmax < p	Overflow	+∞1	+Nmax	+∞1	+Nmax

- This situation cannot occur.
- * The rounded value, in the extreme case, may be Nmin. In this case, the exception conditions are underflow, inexact and incremented.
- The normal result r is considered to have been incremented.
- The exact-zero-difference case applies only to ADD, SUBTRACT, MULTIPLY AND ADD, and MULTIPLY AND SUBTRACT. For all other operations, a zero result is detected by inspection of the source operands without use of the R(v) function.
- d The value derived when the exact result v is rounded to the format of the target, including both precision and bounded exponent range. Except as explained in note *, this is a denormalized number.
- The value derived when the exact result v is rounded to the precision of the target, but assuming an unbounded exponent range.
- v Exact result before rounding, assuming unbounded precision and an unbounded exponent range. For LOAD ROUNDED, v is the source value a.

Dmin Smallest (in magnitude) representable denormalized number in the target format.

Nmax Largest (in magnitude) representable finite number in the target format.

Nmin Smallest (in magnitude) representable normalized number in the target format.

Figure 19-17 (Part 1 of 2). Action for R(v): Rounding and Range Function


	ls r Inexact	Overflow Mask	Underflow Mask	Inexact Mask	Is r Inc- remented	ls p Inexact	Is p Inc- remented	
Case	(r≠v)	(FPC 0.2)	(FPC 0.3)	(FPC 0.4)	(r > v)	(p≠v)	(lpl>lvl)	Results
Overflow	Yes¹	0	_	0	_	_	_	T(r), SFo←1, SFx←1
Overflow	Yes¹	0	_	1	No	_	_	T(r), SFo←1, PIDx(08)
Overflow	Yes¹	0	_	1	Yes	_	_	T(r), SFo←1, PIDy(0C)
Overflow	Yes ¹	1	_	_	-	No	No¹	Tw(p÷β), PIDo(20)
Overflow	Yes ¹	1	_	_	-	Yes	No	Tw(p÷β), PIDox(28)
Overflow	Yes ¹	1	_	_	-	Yes	Yes	Tw(p÷β), PIDoy(2C)
Normal	No	_	_	_	-	_	_	T(r)
Normal	Yes	_	_	0	-	-	_	T(r), SFx←1
Normal	Yes	_	_	1	No	_	_	T(r), PIDx(08)
Normal	Yes	-	_	1	Yes	_	_	T(r), PIDy(0C)
Tiny	No	_	0	_	_	_	_	T(r)
Tiny	No	_	1	_	_	No¹	No¹	Tw(p·β), PIDu(10)
Tiny	Yes	_	0	0	_	_	_	T(r), SFu←1, SFx←1
Tiny	Yes	_	0	1	No	-	_	T(r), SFu←1, PIDx(08)
Tiny	Yes	_	0	1	Yes	-	_	T(r), SFu←1, PIDy(0C)
Tiny	Yes	-	1	_	_	No	No¹	Tw(p·β), PIDu(10)
Tiny	Yes	-	1	_	_	Yes	No	Tw(p·β), PIDux(18)
Tiny	Yes	-	1	_	_	Yes	Yes	Tw(p·β), PIDuy(1C)

- The results do not depend on this condition or mask bit.
- This condition is true by virtue of the state of some condition to the left of this column.
- β Wrap adjust, which depends on the type of operation and operand format. For all operations except LOAD ROUNDED, the wrap adjust depends on the target format: $\beta = 2\alpha$, where α is 192 for short, 1536 for long, and 24576 for extended. For LOAD ROUNDED, the wrap adjust depends on the source format: $\beta = 2\kappa$, where κ is 512 for long and 8192 for extended.
- The value derived when the exact result v is rounded to the precision of the target, but assuming an р unbounded exponent range.
- Normal result as defined in Part 1 of this figure.
- Exact result before rounding, assuming unbounded precision and unbounded exponent range.
- PIDc(h) Program interruption for data exception, condition c, with DXC of h in hex. See Figure 19-13 on page 19-14.
- SFo IEEE overflow flag, FPC 1.2.
- SFu IEEE underflow flag, FPC 1.3.
- SFx IEEE inexact flag, FPC 1.4.
- The value x is placed at the target operand location. T(x)
- The wrapped result x is placed at the target operand location. For all operations except LOAD Tw(x)ROUNDED, the wrapped result is in the same format and length as normal results at the target location. For LOAD ROUNDED, the wrapped result is in the same format and length as the source, but rounded to the precision of the target.

Figure 19-17 (Part 2 of 2). Action for R(v): Rounding and Range Function

COMPARE

CDB



The first operand is compared with the second operand, and the condition code is set to indicate the result.

Long BFP

'ED19'

If both operands are numeric and finite, the comparison is algebraic and follows the procedure for BFP subtraction, except that the difference is discarded after setting the condition code, and both operands remain unchanged. If the difference is exactly zero with either sign, the operands are equal; this includes zero operands (so +0 equals -0). If a nonzero difference is positive or negative, the first operand is high or low, respectively.

 $+\infty$ compares greater than any finite number, and all finite numbers compare greater than $-\infty$. Two infinity operands of like sign compare equal.

Numeric comparison is exact, and the condition code is determined for finite operands as if range and precision were unlimited. No overflow or underflow condition can occur.

If either or both operands are QNaNs and neither operand is an SNaN, the comparison result is unordered, and condition code 3 is set.

If either or both operands are SNaNs, an IEEE-invalid-operation condition is recognized. If the IEEE invalid-operation mask bit is one, a program interruption for a data exception with DXC 80 hex (IEEE invalid operation) occurs. If the IEEE-invalid-operation mask bit is zero, the IEEE-invalid-operation flag bit is set to one, and instruction execution is completed by setting condition code 3.

See Figure 19-18 on page 19-24 for a detailed description of the results of this instruction.

For CXBR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 Operands equal
- 1 First operand low
- 2 First operand high
- 3 Operands unordered

IEEE Exception Conditions:

Invalid operation

Program Exceptions:

- Access (fetch, operand 2 of CEB and CDB only)
- Data with DXC 2, BFP instruction
- Data with DXC for IEEE exception condition
- Operation (if the BFP facility is not installed)
- Specification (CXBR only)

Programming Notes:

- COMPARE may be used by a compiler to implement those comparisons which are required by the IEEE standard to not recognize an exception condition when the result is unordered due to a QNaN.
- The IEEE standard requires that it be possible to compare BFP operands in different formats.
 To accomplish this, LOAD LENGTHENED may be used before COMPARE to convert the shorter operand to the same format as the longer.

First Operand		Results for COMPARE (a:b) when Second Operand (b) Is										
(a) Is	-∞	–Fn	-0	+0	+Fn	+∞	QNaN	SNaN				
-∞	cc0	cc1	cc1	cc1	cc1	cc1	сс3	Xi: cc3				
–Fn	cc2	C(a:b)	cc1	cc1	cc1	cc1	сс3	Xi: cc3				
-0	cc2	cc2	cc0	cc0	cc1	cc1	сс3	Xi: cc3				
+0	cc2	cc2	cc0	cc0	cc1	cc1	сс3	Xi: cc3				
+Fn	cc2	cc2	cc2	cc2	C(a:b)	cc1	сс3	Xi: cc3				
+∞	cc2	cc2	cc2	cc2	cc2	cc0	сс3	Xi: cc3				
QNaN	ссЗ	ссЗ	ссЗ	ссЗ	ссЗ	сс3	сс3	Xi: cc3				
SNaN	Xi: cc3	Xi: cc3	Xi: cc3	Xi: cc3	Xi: cc3	Xi: cc3	Xi: cc3	Xi: cc3				

Condition code is set to n.

Basic compare results. See Figure 19-19. C(a:b)

Fn Finite nonzero number (includes both denormalized and normalized).

[RRE]

Xi: IEEE invalid-operation exception. The results shown are produced only when FPC 0.0 is zero.

Figure 19-18. Results: COMPARE

Relation of Value (b)	Condition Code for C(a:b)				
a=b	cc0				
a <b< td=""><td>cc1</td></b<>	cc1				
a>b	cc2				
Explanation:					
ccn Condition code is set to n.					

Figure 19-19. Basic Compare Results

COMPARE AND SIGNAL

R1,R2

Op Code /////// Rı R2 0 16 24 28 31

Mnemonici	Up Code	Operands
KEBR	'B308'	Short BFP
KDBR	'B318'	Long BFP
KXBR	'B348'	Extended BFP

Mnemonic2 $R_1, D_2(X_2, B_2)$ [RXE] Op Code X2 B2 D2 /////// Op Code 8 12 16 20 32 40 47 Mnemonic2 Op Code **Operands** 'ED08' KEB Short BFP 'ED18' **KDB** Long BFP

The first operand is compared with the second operand, and the condition code is set to indicate The operation is the same as for COMPARE except that QNaN operands cause an IEEE-invalid-operation condition to be recognized. Thus, QNaN operands are treated as if they were SNaNs.

See Figure 19-20 on page 19-25 for a detailed description of the results of this instruction.

For KXBR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Mnemonic1

Resulting Condition Code:

- 0 Operands equal
- 1 First operand low
- 2 First operand high
- 3 Operands unordered

IEEE Exception Conditions:

· Invalid operation

Program Exceptions:

- Access (fetch, operand 2 of KEB and KDB only)
- Data with DXC 2, BFP instruction
- · Data with DXC for IEEE exception condition

- Operation (if the BFP facility is not installed)
- Specification (KXBR only)

Programming Notes:

- COMPARE AND SIGNAL may be used by a compiler to implement those comparisons which are required by the IEEE standard to recognize an exception condition when the result is unordered due to a QNaN.
- The IEEE standard requires that it be possible to compare BFP operands in different formats.
 To accomplish this, LOAD LENGTHENED may be used before COMPARE AND SIGNAL to convert the shorter operand to the same format as the longer.

First Operand		Results for COMPARE AND SIGNAL (a:b) when Second Operand (b) Is					
(a) Is	-∞	–Fn	-0	+0	+Fn	+∞	NaN
-∞	cc0	cc1	cc1	cc1	cc1	cc1	Xi: cc3
–Fn	cc2	C(a:b)	cc1	cc1	cc1	cc1	Xi: cc3
-0	cc2	cc2	cc0	cc0	cc1	cc1	Xi: cc3
+0	cc2	cc2	cc0	cc0	cc1	cc1	Xi: cc3
+Fn	cc2	cc2	cc2	cc2	C(a:b)	cc1	Xi: cc3
+∞	cc2	cc2	cc2	cc2	cc2	cc0	Xi: cc3
NaN	Xi: cc3	Xi: cc3	Xi: cc3	Xi: cc3	Xi: cc3	Xi: cc3	Xi: cc3

Explanation:

ccn Condition code is set to n.

C(a:b) Basic compare results. See Figure 19-19 on page 19-24.

Fn Finite nonzero number (includes both denormalized and normalized).

Xi: IEEE invalid-operation exception. The results shown are produced only when FPC 0.0 is zero.

Figure 19-20. Results: COMPARE AND SIGNAL

CONVERT FROM FIXED

[RRE] Mnemonic R1,R2

Op Co	ode //	////// R1 R2
0	16	24 28 31
Mnemonic CEFBR	Op Code 'B394'	Operands 32-bit binary-integer operand, short BFP result
CDFBR	'B395'	32-bit binary-integer operand, long BFP result
CXFBR	'B396'	32-bit binary-integer operand, extended BFP result
CEGBR	'B3A4'	64-bit binary-integer operand, short BFP result
CDGBR	'B3A5'	64-bit binary-integer operand, long BFP result
CXGBR	'B3A6'	64-bit binary-integer operand, extended BFP result

The fixed-point second operand is converted to the BFP format, and the result is placed at the first-operand location.

The second operand is a signed binary integer that is located in the general register designated by R₂. A 32-bit operand is in bit positions 32-63 of the register.

The result is rounded according to the current rounding mode before it is placed at the firstoperand location.

See Figure 19-21 on page 19-27 for a detailed description of the results of this instruction.

For CXFBR and CXGBR, the R₁ field must designate a valid floating-point-register pair; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

IEEE Exception Conditions:

• Inexact (CEFBR, CDGBR, CEGBR)

Program Exceptions:


- Data with DXC 2, BFP instruction
- · Data with DXC for IEEE exception condition
- Operation (if the BFP facility is not installed)
- Specification (CXFBR and CXGBR)

CONVERT TO FIXED

Mnemonic R1, M3, R2 [RRF]

'B3A9'

'B3AA'



The BFP second operand is rounded to an integer value and then converted to the fixed-point format. The result is placed at the first-operand location.

Long BFP operand, 64-bit binary-integer result

Extended BFP operand, 64bit binary-integer result

The result is a signed binary integer that is placed in the general register designated by R1. A 32-bit result replaces bits 32-63 of the register, and bits 0-31 of the register remain unchanged.

If the second operand is numeric and finite, it is rounded to an integer value by rounding as specified by the modifier in the M₃ field:

M₃ Rounding Method

CGDBR

CGXBR

- According to current rounding mode
- 1 Biased round to nearest
- Round to nearest 4
- 5 Round toward 0
- Round toward +∞ 6
- Round toward -∞

A modifier other than 0, 1, or 4-7 is invalid.

When the modifier field is zero, rounding is controlled by the current rounding mode specified in the FPC register. When the field is not zero, rounding is performed as specified by the modifier, regardless of the current rounding mode. Rounding for modifiers 4-7 is the same as for rounding modes 0-3 (binary 00-11), respectively. Biased round to nearest (modifier 1) is the same as round to nearest (modifier 4), except when the second operand is exactly halfway between two integers, in which case the result for biased

		Results for Instructions with a Single Operand (a) when Operand (a) Is						
Instruction	-∞	–Fn	-0	+0	+Fn	+∞	QNaN	SNaN
CONVERT FROM FIXED	_	Rf(a)	_	T(+0)	Rf(a)	_	_	_
LOAD AND TEST	T(-∞)	T(a)	T(-0)	T(+0)	T(a)	T(+∞)	T(a)	Xi: T(a*)
LOAD LENGTHENED	T(-∞)	T(a)1	T(-0)	T(+0)	T(a)1	T(+∞)	T(a)1	Xi: T(a*)1
LOAD ROUNDED	T(-∞)	R(a)	T(-0)	T(+0)	R(a)	T(+∞)	T(a) ²	Xi: T(a*) ²
SQUARE ROOT	Xi: T(dNaN)	Xi: T(dNaN)	T(-0)	T(+0)	R(√ a)	T(+∞)	T(a)	Xi: T(a*)

- This situation cannot occur.
- * The SNaN is converted to the corresponding QNaN before it is placed at the target operand location.
- The operand is extended to the longer format by appending zeros on the right before it is placed at the target operand location.
- The NaN is shortened to the target format by truncating the rightmost bits.

dNaN Default quiet NaN.

Fn Finite nonzero number (includes both denormalized and normalized).

R(v) Rounding and range action is performed on the value v. See Figure 19-17 on page 19-21.

Rf(a) The value a is converted to the exact floating-point number v, and then action R(v) is performed.

T(x) The value x is placed in the target operand location.

Xi: IEEE invalid-operation exception. The results shown are produced only when FPC 0.0 is zero.

Figure 19-21. Results: Single-Operand Instructions

rounding is the next integer that is greater in magnitude.

The sign of the result is the sign of the second operand, except that a zero result has a plus sign.

See Figure 19-22 on page 19-28 for a detailed description of the results of this instruction.

The M₃ field must designate a valid modifier; otherwise, a specification exception is recognized. For CFXBR and CGXBR, the R₂ field must designate a valid floating-point-register pair; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 Source was zero
- 1 Source was less than zero
- 2 Source was greater than zero
- 3 Special case

IEEE Exception Conditions:

- · Invalid operation
- Inexact

Program Exceptions:


- Data with DXC 2, BFP instruction
- Data with DXC for IEEE exception condition
- Operation (if the BFP facility is not installed)
- Specification

Operand (a)	ls n Inexact (n≠a)	InvOp. Mask (FPC 0.0)	Inexact Mask (FPC 0.4)	Is n Inc- remented (InI>IaI)	Results	
-∞ ≤ a < MN, p < MN	_	0	0	_	T(MN), SFi←1, SFx←1, cc3	
-∞ ≤ a < MN, p < MN	_	0	1	_	T(MN), SFi←1, cc3, PIDx(08)	
-∞ ≤ a < MN, p < MN	_	1	_	_	PIDi(80)	
-∞ < a < MN, p = MN	_	_	0	_	T(MN), SFx←1, cc1	
-∞ < a < MN, p = MN	_	_	1	_	T(MN), cc1, PIDx(08)	
MN ≤ a < 0	No	_	_	_	T(n), cc1	
MN ≤ a < 0	Yes	_	0	_	T(n), SFx←1, cc1	
MN ≤ a < 0	Yes	_	1	No	T(n), cc1, PIDx(08)	
MN ≤ a < 0	Yes	_	1	Yes	T(n), cc1, PIDy(0C)	
-0	No¹	_	_	_	T(0), cc0	
+0	No¹	_	_	_	T(0), cc0	
0 < a ≤ MP	No	_	_	_	T(n), cc2	
0 < a ≤ MP	Yes	_	0	_	T(n), SFx←1, cc2	
0 < a ≤ MP	Yes	_	1	No	T(n), cc2, PIDx(08)	
0 < a ≤ MP	Yes	_	1	Yes	T(n), cc2, PIDy(0C)	
$MP < a < +\infty, p = MP$	_	_	0	_	T(MP), SFx←1, cc2	
$MP < a < +\infty$, $p = MP$	_	_	1	_	T(MP), cc2, PIDx(08)	
$MP < a \le +\infty, p > MP$	_	0	0	_	T(MP), SFi←1, SFx←1, cc3	
$MP < a \le +\infty, p > MP$	_	0	1	_	T(MP), SFi←1, cc3, PIDx(08)	
$MP < a \le +\infty, p > MP$	_	1	_	_	PIDi(80)	
NaN	_	0	0	_	T(MN), SFi←1, SFx←1, cc3	
NaN	_	0	1	_	T(MN), SFi←1, cc3, PIDx(08)	
NaN	_	1	_	_	PIDi(80)	
	Explanation: The results do not depend on this condition or mask bit.					

- ccn Condition code is set to n.
- n The value p converted to a fixed-point result.
- The value derived when the source value a is rounded to an integer using the specified rounding mode.
- MN Maximum negative number representable in the target fixed-point format. MP Maximum positive number representable in the target fixed-point format.
- PIDc(h) Program interruption for data exception, condition c, with DXC of h in hex. See Figure 19-13 on page 19-14.
- SFi IEEE invalid-operation flag, FPC 1.0.
- SFx IEEE inexact flag, FPC 1.4.
- T(x) The value x is placed at the target operand location.

Figure 19-22. Results: CONVERT TO FIXED

DIVIDE



The first operand (the dividend) is divided by the second operand (the divisor), and the quotient is placed at the first-operand location. No remainder is preserved.

If the divisor is nonzero and both the dividend and divisor are numeric and finite, the first operand is divided by the second operand to form an intermediate quotient. The intermediate quotient, if nonzero, is normalized and rounded to the target format according to the current rounding mode.

The sign of the quotient is the exclusive or of the operand signs. This includes the sign of a zero quotient.

If the divisor is zero but the dividend is nonzero and finite, an IEEE-division-by-zero condition is recognized. If the dividend and divisor are both zero, or if both are infinite, regardless of sign, an IEEE-invalid-operation condition is recognized.

See Figure 19-23 on page 19-30 for a detailed description of the results of this instruction.

For DXBR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.


IEEE Exception Conditions:

- · Invalid operation
- · Division by zero
- Overflow
- Underflow
- Inexact

Program Exceptions:

- Access (fetch, operand 2 of DEB and DDB only)
- Data with DXC 2, BFP instruction
- Data with DXC for IEEE exception condition
- Operation (if the BFP facility is not installed)
- Specification (DXBR only)

DIVIDE TO INTEGER



The first operand (the dividend) is divided by the second operand (the divisor). An integer quotient in BFP form is produced and placed at the third-operand location. The remainder replaces the dividend at the first-operand location. The first, second, and third operands must be in different registers. The condition code indicates whether partial or complete results have been produced and whether the quotient is numeric and finite.

The remainder result is

$$r = a-b \cdot n$$

where a is the dividend, b the divisor, and n an integer obtained by rounding the precise quotient

$$q = a \div b$$
.

The first-operand result is r with the sign determined by the above expression. The third-operand result is n with a sign that is the exclusive or of the dividend and divisor signs.

If the precise quotient is not an integer and the two integers closest to this precise quotient cannot both be represented exactly in the precision of the quotient, then a partial quotient and partial

Dividend			l	Results for Div	DIVIDE (a÷b isor (b) Is)		
(a)	-∞	–Fn	-0	+0	+Fn	+∞	QNaN	SNaN
-∞	Xi: T(dNaN)	T(+∞)	T(+∞)	T(-∞)	T(-∞)	Xi: T(dNaN)	T(b)	Xi: T(b*)
–Fn	T(+0)	R(a÷b)	Xz: T(+∞)	Xz: T(-∞)	R(a÷b)	T(-0)	T(b)	Xi: T(b*)
-0	T(+0)	T(+0)	Xi: T(dNaN)	Xi: T(dNaN)	T(-0)	T(-0)	T(b)	Xi: T(b*)
+0	T(-0)	T(-0)	Xi: T(dNaN)	Xi: T(dNaN)	T(+0)	T(+0)	T(b)	Xi: T(b*)
+Fn	T(-0)	R(a÷b)	Xz: T(-∞)	Xz: T(+∞)	R(a÷b)	T(+0)	T(b)	Xi: T(b*)
+∞	Xi: T(dNaN)	T(-∞)	T(-∞)	T(+∞)	T(+∞)	Xi: T(dNaN)	T(b)	Xi: T(b*)
QNaN	T(a)	T(a)	T(a)	T(a)	T(a)	T(a)	T(a)	Xi: T(b*)
SNaN	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)

- * The SNaN is converted to the corresponding QNaN before it is placed at the target operand location.
- Fn Finite nonzero number (includes both denormalized and normalized).
- R(v) Rounding and range action is performed on the value v. See Figure 19-17 on page 19-21.
- T(x) The value x is placed at the target operand location.
- Xi: IEEE invalid-operation exception. The results shown are produced only when FPC 0.0 is zero.
- Xz: IEEE division-by-zero exception. The results shown are produced only when FPC 0.1 is zero.

Figure 19-23. Results: DIVIDE

remainder are formed. This partial quotient n and the corresponding partial remainder

$$r = a-b \cdot n$$

are used as the results. The sign of a partial remainder is the same as the sign of the dividend. The sign of a partial quotient is the exclusive or of the dividend and divisor signs.

If the remainder is zero, then the precise quotient is an integer and can be represented exactly in the precision of the quotient.

The M₄ field, called the modifier field, specifies rounding of the final quotient. This rounding is called the "specified quotient rounding mode" as contrasted to the "current rounding mode" specified by the rounding-mode bits in the FPC register. The final quotient is rounded according to the specified quotient rounding mode. The specified

quotient rounding mode affects only the final quotient; partial quotients are rounded toward zero.

Since the partial quotient is rounded toward zero, the partial remainder is always exact. For the specified quotient rounding modes of round toward 0, round to nearest, and biased round to nearest, the final remainder is exact. For the specified quotient rounding modes of round toward $+\infty$ and round toward $-\infty$, the final remainder may not be exact.

The final quotient is rounded to an integer by rounding as specified by the modifier in the M₄ field:

M₄ Rounding Method

- 0 According to current rounding mode
- 1 Biased round to nearest
- 4 Round to nearest
- 5 Round toward 0

- 6 Round toward +∞
- 7 Round toward -∞

A modifier other than 0, 1, or 4-7 is invalid.

When the modifier field is zero, rounding of the final quotient is controlled by the current rounding mode specified in the FPC register. When the field is not zero, rounding is performed as specified by the modifier, regardless of the current rounding mode. Rounding for modifiers 4-7 is the same as for rounding modes 0-3 (binary 00-11), respectively. Biased round to nearest (modifier 1) is the same as round to nearest (modifier 4), except when the final quotient is exactly halfway between two integers, in which case the result for biased rounding is the next integer that is greater in magnitude.

Underflow is recognized only on the final remainder, not on the partial remainder.

For the specified quotient rounding modes of round toward $+\infty$ and round toward $-\infty$, the final remainder may not be exact. When, in these cases, the final remainder is inexact, it is rounded according to the current rounding mode specified in the FPC register.

The sign of a zero quotient is the exclusive or of the divisor and dividend signs.

A zero remainder has the sign of the dividend.

See Figure 19-24 on page 19-32 for a detailed description of the results of this instruction.

If the quotient exponent is greater than the largest exponent that can be represented in the operand format, the correct remainder or partial remainder still is produced, and the third-operand result is the correct value, but with the exponent reduced by 192 or 1536 for short or long operands, respectively. The condition code indicates this out-of-range condition.

The M₄ field must designate a valid modifier, and the R₁, R₂, and R₃ fields must designate different registers; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 Remainder complete; normal quotient
- Remainder complete; quotient overflow or NaN
- 2 Remainder incomplete; normal quotient
- 3 Remainder incomplete; quotient overflow or NaN

IEEE Exception Conditions:

- Invalid operation
- Underflow
- Inexact

Program Exceptions:

- Data with DXC 2, BFP instruction
- · Data with DXC for IEEE exception condition
- Operation (if the BFP facility is not installed)
- Specification

Programming Notes:

- The Remainder operation, as defined in the IEEE standard, is produced by issuing DIVIDE TO INTEGER in an iterative loop, with the M₄ field set to 4.
- 2. The rounding specifications of round to nearest, round toward 0, and round toward $-\infty$ permit the instruction to be used directly to produce the Remainder, MOD, and modulo functions, respectively.
- When DIVIDE TO INTEGER is used in an iterative loop, all quotients are produced in BFP format but may be considered as portions of a multiple-precision fixed-point number.
- 4. In the case when the resulting remainder is denormalized, the IEEE standard requires that if traps are implemented and the underflow mask is one, then an underflow trap must occur. To accomplish this, DIVIDE TO INTEGER recognizes underflow on the final remainder but not on the partial remainder. Since in all cases when underflow occurs on the partial remainder it will occur again on the final remainder, recognizing overflow on only the final remainder avoids two underflow traps to be reported for what the standard considers a single Remainder operation.

Dividend		Results for DIVIDE TO INTEGER (a÷b) when Divisor (b) Is							
(a)	-∞	–Fn	-0	+0	+Fn	+∞	QNaN	SNaN	
-∞	Xi: T(dNaN), cc1	Xi: T(dNaN), cc1	Xi: T(dNaN), cc1	Xi: T(dNaN), cc1	Xi: T(dNaN), cc1	Xi: T(dNaN), cc1	T(b), cc1	Xi: T(b*), cc1	
–Fn	T(a,+0), cc0	D(a,b)	Xi: T(dNaN), cc1	Xi: T(dNaN), cc1	D(a,b)	T(a,-0), cc0	T(b), cc1	Xi: T(b*), cc1	
-0	T(-0,+0), cc0	T(-0,+0), cc0	Xi: T(dNaN), cc1	Xi: T(dNaN), cc1	T(-0,-0), cc0	T(-0,-0), cc0	T(b), cc1	Xi: T(b*), cc1	
+0	T(+0,-0), cc0	T(+0,-0), cc0	Xi: T(dNaN), cc1	Xi: T(dNaN), cc1	T(+0,+0), cc0	T(+0,+0), cc0	T(b), cc1	Xi: T(b*), cc1	
+Fn	T(a,-0), cc0	D(a,b)	Xi: T(dNaN), cc1	Xi: T(dNaN), cc1	D(a,b)	T(a,+0), cc0	T(b), cc1	Xi: T(b*), cc1	
+∞	Xi: T(dNaN), cc1	Xi: T(dNaN), cc1	Xi: T(dNaN), cc1	Xi: T(dNaN), cc1	Xi: T(dNaN), cc1	Xi: T(dNaN), cc1	T(b), cc1	Xi: T(b*), cc1	
QNaN	T(a), cc1	T(a), cc1	T(a), cc1	T(a), cc1	T(a), cc1	T(a), cc1	T(a), cc1	Xi: T(b*), cc1	
SNaN	Xi: T(a*), cc1	Xi: T(a*), cc1	Xi: T(a*), cc1	Xi: T(a*), cc1	Xi: T(a*), cc1	Xi: T(a*), cc1	Xi: T(a*), cc1	Xi: T(a*), cc1	

- The SNaN is converted to the corresponding QNaN before it is placed at the target operand location.
- ccn Condition code is set to n.
- D(a,b) Basic divide-to-integer results. See Part 2 of this figure.
- Finite nonzero number (includes both denormalized and normalized).
- T(r,q) Results r (the remainder) and q (the quotient) are placed in target operands 1 and 3, respectively.
- T(x)Value x is placed in both target operands 1 and 3.
- Xi: IEEE invalid-operation exception. The results shown are produced only when FPC 0.0 is zero.

Figure 19-24 (Part 1 of 2). Results: DIVIDE TO INTEGER

			ls r	ls r	Underflow Mask	Inexact mask	Quotient	Is r Incre-	
q < 2 ^P	r = 0	Case	Tiny	Inexact	(FPC 0.3)	(FPC 0.4)	Overflow	mented	Results for D(a,b)
Yes	Yes	Final	No¹	No¹	_	_	No¹	_	T(r,n), cc0
Yes	No	Final	No	No	_	_	No¹	_	T(r,n), cc0
Yes	No	Final	Yes	No¹	0	_	No¹	_	T(r,n), cc0
Yes	No	Final	Yes	No¹	1	_	No¹	No¹	T(r·β, n), cc0, PIDu(10)
Yes	No	Final	No	Yes	_	0	No¹	_	T(r,n), SFx←1, cc0
Yes	No	Final	No	Yes	_	1	No¹	No	T(r,n), cc0, PIDx(08)
Yes	No	Final	No	Yes	_	1	No¹	Yes	T(r,n), cc0, PIDy(0C)
No	Yes	Final	No¹	No¹	_	_	No	_	T(r,n), cc0
No	Yes	Final	No¹	No¹	_	_	Yes	_	T(r,n÷β), cc1
No	No	Partial	_2	No¹	_	_	No	_	T(r,n), cc2
No	No	Partial	_2	No¹	_	_	Yes	_	T(r, n÷β), cc3
² β IqI	Unde Wraj The	erflow is r p adjust, v absolute	not rec which o value o	ognized fo depends o of q., wher	re q is the exa	mainder. $\beta = 2$			short and 1536 for long. assuming unbounded preci-
sion and unbounded exponent range. cc0 Condition code is set to 0 (remainder complete; normal quotient). cc1 Condition code is set to 1 (remainder complete; quotient overflow). cc2 Condition code is set to 2 (remainder incomplete; normal quotient). cc3 Condition code is set to 3 (remainder incomplete; quotient overflow). n Integer quotient. n = q, rounded toward 0 for partial results and rounded according to the specified quotient rounding mode for final results. The sign of the integer quotient, including the cases of partial and final, wrapped-around overflow and zero, is the exclusive or of the signs of the dividend (a) and									
divisor (b). r Remainder. r = a-b·n. A partial remainder is always exact; no rounding is necessary. The sign of a partial remainder is always the same as the sign of the dividend (a). A final remainder is rounded according to the current rounding mode (if necessary). The sign of a zero remainder is the same as the sign of the dividend (a). The sign of a nonzero final remainder is determined by the rules of algebra. P Precision of the operand, which depends on the target format: P = 24 for short and 53 for long. PIDc(h) Program interruption for data exception, condition c, with DXC of h in hex. See Figure 19-13 on									
CE;	page 19-14.								

Results r (the remainder) and n (the integer quotient) are placed in target operands 1 and 3, respec-

Figure 19-24 (Part 2 of 2). Results: DIVIDE TO INTEGER

IEEE invalid-operation flag, FPC 1.0.

IEEE underflow flag, FPC 1.3.

IEEE inexact flag, FPC 1.4.

EXTRACT FPC

SFi

SFu

SFx

T(r,n)

EFPC	R1		[RRE]	
	'B38C'	///////	' R1	///	/
0		16	24	28	31

The contents of the FPC (floating-point-control) register are placed in bit positions 32-63 of the general register designated by R1. Bit positions 0-31 of the general register remain unchanged.

Condition Code: The code remains unchanged.


IEEE Exception Conditions: None.

Program Exceptions:

- Data with DXC 2. BFP instruction
- Operation (if the BFP facility is not installed)

LOAD AND TEST

Mnemonic [RRE] R1,R2



Mnemonic	Op Code	Operands
LTEBR	'B302'	Short BFP
LTDBR	'B312'	Long BFP
LTXBR	'B342'	Extended BFP

The second operand is placed at the first-operand location, and its sign and magnitude are tested to determine the setting of the condition code. The condition code is set the same as for a comparison of the second operand with zero.

The second operand is placed unchanged at the first-operand location. If the second operand is an SNaN, an IEEE-invalid-operation condition is recognized; if there is no interruption, the result is the corresponding QNaN.

See Figure 19-21 on page 19-27 for a detailed description of the results of this instruction.

For LTXBR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 Result is zero
- 1 Result is less than zero
- Result is greater than zero
- Result is a NaN

IEEE Exception Conditions:

· Invalid operation

Program Exceptions:

- · Data with DXC 2, BFP instruction
- Data with DXC for IEEE exception condition
- Operation (if the BFP facility is not installed)
- Specification (LTXBR only)

Programming Note: The IEEE standard makes it optional whether operations such as LOAD AND TEST signal invalid operation when the operand is an SNaN. TEST DATA CLASS may be used to test an operand if signaling is not desired.

LOAD COMPLEMENT

Mnemonic [RRE] R1,R2

	Op Code	/////	////	R1	R	2	
0		16	2	24	28	31	

Mnemonic	Op Code	Operands
LCEBR	'B303'	Short BFP
LCDBR	'B313'	Long BFP
LCXBR	'B343'	Extended BFP

The second operand is placed at the first-operand location with the sign bit inverted.

The sign bit is inverted even if the operand is zero. The rest of the second operand is placed unchanged at the first-operand location. The sign is inverted for any operand, including a QNaN or SNaN, without causing an arithmetic exception.

For LCXBR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 Result is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 Result is a NaN

IEEE Exception Conditions: None.

Program Exceptions:

- · Data with DXC 2, BFP instruction
- Operation (if the BFP facility is not installed)
- Specification (LCXBR only)

Programming Note: The IEEE standard makes it optional whether operations such as LOAD COMPLEMENT signal invalid operation when the operand is an SNaN. LOAD AND TEST may be used in conjunction with this instruction if signalling is desired.

LOAD FP INTEGER

[RRF] Mnemonic R1, M3, R2 Op Code Мз //// Rı R2 0 16 20 24 28 31 Op Code **Operands** Mnemonic

FIEBR 'B357' Short BFP
FIDBR 'B35F' Long BFP
FIXBR 'B347' Extended BFP

The second operand is rounded to an integer value in the same floating-point format, and the result is placed at the first-operand location.

The second operand, if numeric, is rounded to an integer value as specified by the modifier in the M_3 field:

M₃ Rounding Method

- 0 According to current rounding mode
- 1 Biased round to nearest
- 4 Round to nearest
- 5 Round toward 0
- 6 Round toward +∞
- 7 Round toward -∞

A modifier other than 0, 1, or 4-7 is invalid.

When the modifier field is zero, rounding is controlled by the current rounding mode in the FPC register. When the field is not zero, rounding is performed as specified by the modifier, regardless of the current rounding mode. Rounding for modi-

fiers 4-7 is the same as for rounding modes 0-3 (binary 00-11), respectively. Biased round to nearest (modifier 1) is the same as round to nearest (modifier 4), except when the second operand is exactly halfway between two integers, in which case the result for biased rounding is the next integer that is greater in magnitude.

In the absence of an interruption, if the second operand is an infinity or a QNaN, the result is that operand; if the second operand is an SNaN, the result is the corresponding QNaN.

The sign of the result is the sign of the second operand, even when the result is zero.

See Figure 19-25 on page 19-36 for a detailed description of the results of this instruction.

The M₃ field must designate a valid modifier, and, for FIXBR, the R fields must designate valid floating-point-register pairs. Otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

IEEE Exception Conditions:

- Invalid operation
- Inexact

Program Exceptions:

- Data with DXC 2, BFP instruction
- Data with DXC for IEEE exception condition
- Operation (if the BFP facility is not installed)
- Specification

Programming Notes:


- LOAD FP INTEGER rounds a BFP number to an integer value. These integers, which remain in the BFP format, should not be confused with binary integers, which have a fixedpoint format.
- 2. If the BFP operand is numeric with a large enough exponent so that it is already an integer, the result value remains the same.

Operand (a)	ls n Inexact (n≠a)	InvOp. Mask (FPC 0.0)	Inexact Mask (FPC 0.4)	Is n Inc- remented (InI>IaI)	Results
-∞	No¹	_	_	_	T(-∞)
–Fn	No	_	_	_	T(n)
–Fn	Yes	_	0	_	T(n), SFx←1
–Fn	Yes	_	1	No	T(n), PIDx(08)
–Fn	Yes	_	1	Yes	T(n), PIDy(0C)
-0	No¹	_	_	_	T(-0)
+0	No¹	_	_	_	T(+0)
+Fn	No	_	_	_	T(n)
+Fn	Yes	_	0	_	T(n), SFx←1
+Fn	Yes	_	1	No	T(n), PIDx(08)
+Fn	Yes	_	1	Yes	T(n), PIDy(0C)
+∞	No¹	_	_	_	T(+∞)
QNaN	No¹	_	_	_	T(a)
SNaN	No¹	0	_	_	T(a*), SFi←1
SNaN	No¹	1	_	_	PIDi(80)

- The results do not depend on this condition or mask bit.
- The SNaN is converted to the corresponding QNaN before it is placed at the target operand location.
- This condition is true by virtue of the state of some condition to the left of this column.
- The value derived when the source value, a, is rounded to an integer using the specified n rounding mode.
- Fn Finite nonzero number (includes both denormalized and normalized).
- PIDc(h) Program interruption for data exception, condition c, with DXC of h in hex. See Figure 19-13 on page 19-14.
- SFi IEEE invalid-operation flag, FPC 1.0.
- SFx IEEE inexact flag, FPC 1.4.
- T(x)The value x is placed at the target operand location.

Figure 19-25. Results: LOAD FP INTEGER

LOAD FPC



The four-byte second operand in storage is loaded into the FPC (floating-point-control) register.

Bits corresponding to unassigned bit positions in the FPC register must be zero; otherwise, a specification exception is recognized.


Condition Code: The code remains unchanged.

IEEE Exception Conditions: None.

Program Exceptions:

- Access (fetch, operand 2)
- · Data with DXC 2, BFP instruction
- Operation (if the BFP facility is not installed)
- Specification

LOAD LENGTHENED



Op Code R₁ X₂ B₂ D₂ /////// Op Code

0 8 12 16 20 32 40 47

Mnemonic2	Op Code	Operands
LDEB	'ED04'	Short BFP operand 2,
		long BFP operand 1
LXDB	'ED05'	Long BFP operand 2,
		extended BFP operand 1
LXEB	'ED06'	Short BFP operand 2,
		extended BFP operand 1

The second operand is extended to a longer format, and the result is placed at the first-operand location.

The sign of the result is the same as the sign of the source. The exponent of the second operand is converted to the corresponding exponent in the result format, and the fraction is extended by appending zeros on the right. If the second operand is an infinity, the result is an infinity of the same sign. If the second operand is an SNaN, an IEEE-invalid-operation condition is recognized; if there is no interruption, the result is the corresponding QNaN with the fraction extended.

See Figure 19-21 on page 19-27 for a detailed description of the results of this instruction.

For LXDB, LXDBR, LXEB, and LXEBR, the R₁ field must designate a valid floating-point-register pair; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.


IEEE Exception Conditions:

· Invalid operation

Program Exceptions:

- Access (fetch, operand 2 of LDEB, LXEB, and LXDB only)
- Data with DXC 2, BFP instruction
- Data with DXC for IEEE exception condition
- Operation (if the BFP facility is not installed)
- Specification (LXEB, LXEBR, LXDB, LXDBR)

LOAD NEGATIVE



Mnemonic	Op Code	Operands
LNEBR	'B301'	Short BFP
LNDBR	'B311'	Long BFP
LNXBR	'B341'	Extended BFP

The second operand is placed at the first-operand location with the sign bit made one.

The sign bit is made one even if the operand is zero. The rest of the second operand is placed unchanged at the first-operand location. The sign is set for any operand, including a QNaN or SNaN, without causing an arithmetic exception.

For LNXBR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 Result is zero
- 1 Result is less than zero
- 2 --
- 3 Result is a NaN


IEEE Exception Conditions: None.

Program Exceptions:

- Data with DXC 2, BFP instruction
- Operation (if the BFP facility is not installed)
- Specification (LNXBR only)

Programming Note: The IEEE standard makes it optional whether operations such as LOAD NEGATIVE signal invalid operation when the operand is an SNaN. LOAD AND TEST may be used in conjunction with this instruction if signalling is desired.

LOAD POSITIVE



Mnemonic	Op Code	Operands
LPEBR	'B300'	Short BFP
LPDBR	'B310'	Long BFP
LPXBR	'B340'	Extended BFP

The second operand is placed at the first-operand location with the sign bit made zero.

The sign bit is made zero, and the rest of the second operand is placed unchanged at the firstoperand location. The sign is set for any operand, including a QNaN or SNaN, without causing an arithmetic exception.

For LPXBR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 Result is zero
- 1
- 2 Result is greater than zero
- 3 Result is a NaN


IEEE Exception Conditions: None.

Program Exceptions:

- · Data with DXC 2, BFP instruction
- Operation (if the BFP facility is not installed)
- Specification (LPXBR only)

Programming Note: The IEEE standard makes it optional whether operations such as LOAD POSITIVE signal invalid operation when the operand is an SNaN. LOAD AND TEST may be used in conjunction with this instruction if signalling is desired.

LOAD ROUNDED



The second operand, in the format of the source, is rounded to the precision of the target, and the result is placed at the first-operand location. The sign of the result is the same as the sign of the second operand.

The second operand, if numeric, is rounded to the precision of the target fraction according to the current rounding mode. Normally, the result is in the format and length of the target. However, when an IEEE overflow or an IEEE underflow occurs and the corresponding mask bit is one, the operation is completed by producing a wrapped result in the same format and length as the source but rounded to the precision of the target.

See Figure 19-21 on page 19-27 for a detailed description of the results of this instruction.

For LDXBR and LEXBR, the R₁ and R₂ fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

IEEE Exception Conditions:

- Invalid operation
- Overflow
- Underflow
- Inexact

Program Exceptions:

- Data with DXC 2, BFP instruction
- · Data with DXC for IEEE exception condition
- Operation (if the BFP facility is not installed)
- Specification (LDXBR and LEXBR)

Programming Notes:

- The sign of the rounded result is the same as the sign of the operand, even when the result is zero.
- 2. The R₁ field for LDXBR and LEXBR must designate a valid floating-point-register pair since in certain cases the result is in the In normal operation for extended format. LDXBR and LEXBR, the result format is long or short, respectively, and this result replaces the leftmost 32 bits or 64 bits of the targetregister pair. However, when an IEEE overflow or an IEEE underflow occurs and the corresponding mask bit is one, the operation is completed by placing a result in the extended format at the target location. Thus, the program must take into account the fact that these instructions sometimes update both registers of the pair.


MULTIPLY

Mnemonic1 R₁,R₂ [RRE]

	Op Code	////	////	Rı	R	2
0		16	2	24	28	31

Mnemonic1 MEEBR	Op Code 'B317'	Operands Short BFP
MDBR	'B31C'	Long BFP
MXBR	'B34C'	Extended BFP
MDEBR	'B30C'	Short BFP multiplier and multiplicand, long BFP product
MXDBR	'B307'	Long BFP multiplier and multiplicand, extended BFP product

Mnemonic2 $R_1, D_2(X_2, B_2)$ [RXE]



Mnemonic2 MEEB MDB MDEB	Op Code 'ED17' 'ED1C' 'ED0C'	Operands Short BFP Long BFP Short BFP multiplier and multiplicand, long BFP product
MXDB	'ED07'	Long BFP multiplier and multiplicand, extended BFP product

The product of the second operand (the multiplier) and the first operand (the multiplicand) is placed at the first-operand location.

The two BFP operands, if numeric and finite, are multiplied, forming an intermediate product. For MDEB, MDEBR, MXDB, and MXDBR, the intermediate product is converted to the longer target format; the result cannot overflow or underflow and is exact. For MDB, MDBR, MEEB, MEEBR, and MXBR, the result is rounded to the operand format according to the current rounding mode. For MEEB and MEEBR, the result, as for all short-format results, replaces the leftmost 32 bits of the target register, and the rightmost 32 bit positions of the target register remain unchanged.

The sign of the product, if the product is numeric, is the exclusive or of the operand signs. This includes the sign of a zero or infinite product.

If one operand is a zero and the other an infinity, an IEEE-invalid-operation condition is recognized.

See Figure 19-26 on page 19-40 for a detailed description of the results of this instruction.

The R₁ field for MXDB, MXDBR, and MXBR, and the R₂ field for MXBR, must designate valid floating-point-register pairs. Otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.

IEEE Exception Conditions:

- Invalid operation
- Overflow (MDB, MDBR, MEEB, MEEBR, MXBR)

- Underflow (MDB, MDBR, MEEB, MEEBR, MXBR)
- Inexact (MDB, MDBR, MEEB, MEEBR, MXBR)

Program Exceptions:

- Access (fetch, operand 2 of MDEB, MEEB, MDB, and MXDB only)
- · Data with DXC 2, BFP instruction
- Data with DXC for IEEE exception condition
- Operation (if the BFP facility is not installed)

Specification (MXDB, MXDBR, MXBR)

Programming Note: Interchanging the two operands in a BFP multiplication does not affect the value of the product when the result is numeric. This is not true, however, when both operands are QNaNs, in which case the result is the first operand; or when both operands are SNaNs and the IEEE-invalid-operation mask bit in the FPC register is zero, in which case the result is the QNaN derived from the first operand.

First Operand				esults for MU nen Second	,	,		
(a) Is	-∞	–Fn	-0	+0	+Fn	+∞	QNaN	SNaN
	T(+∞)	T(+∞)	Xi: T(dNaN)	Xi: T(dNaN)	T(-∞)	T(-∞)	T(b)	Xi: T(b*)
–Fn	T(+∞)	R(a·b)	T(+0)	T(-0)	R(a·b)	T(-∞)	T(b)	Xi: T(b*)
-0	Xi: T(dNaN)	T(+0)	T(+0)	T(-0)	T(-0)	Xi: T(dNaN)	T(b)	Xi: T(b*)
+0	Xi: T(dNaN)	T(-0)	T(-0)	T(+0)	T(+0)	Xi: T(dNaN)	T(b)	Xi: T(b*)
+Fn	T(-∞)	R(a·b)	T(-0)	T(+0)	R(a·b)	T(+∞)	T(b)	Xi: T(b*)
+∞	T(-∞)	T(-∞)	Xi: T(dNaN)	Xi: T(dNaN)	T(+∞)	T(+∞)	T(b)	Xi: T(b*)
QNaN	T(a)	T(a)	T(a)	T(a)	T(a)	T(a)	T(a)	Xi: T(b*)
SNaN	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)

Explanation:

The SNaN is converted to the corresponding QNaN before it is placed at the target operand location.

dNaN Default quiet NaN.

Fn Finite nonzero number (includes both denormalized and normalized).

Rounding and range action is performed on the value v. See Figure 19-17 on page 19-21. R(v)

T(x)The value x is placed at the target operand location.

Xi: IEEE invalid-operation exception. The results shown are produced only when FPC 0.0 is zero.


Figure 19-26. Results: MULTIPLY

MULTIPLY AND ADD

[RRF] Mnemonic1 R1, R3, R2 Op Code Rı //// Rз R2 0 16 20 24 28 31 Mnemonic1 Op Code **Operands** 'B30E' Short BFP MAEBR 'B31E' MADBR Long BFP Mnemonic2 R1, R3, D2 (X2, B2) [RXF] Op Code Op Code Rз Хz В2 D2 Rı //// 12 16 20 32 36 40

Mnemonic2 Op Code Operands
MAEB 'ED0E' Short BFP
MADB 'ED1E' Long BFP

MULTIPLY AND SUBTRACT



Mnemonic2 Op Code Operands
MSEB 'ED0F' Short BFP
MSDB 'ED1F' Long BFP

The third operand is multiplied by the second operand, and then the first operand is added to or subtracted from the product. The sum or difference is placed at the first-operand location. The

MULTIPLY AND ADD and MULTIPLY AND SUBTRACT operations may be summarized as:

$$Op_1 = Op_3 \cdot Op_2 \pm Op_1$$

When the operands are numeric and finite, the third and second BFP operands are multiplied, forming an intermediate product, and the first operand is then added (or subtracted) algebraically to (or from) the intermediate product, forming an intermediate sum. The intermediate sum, if nonzero, is normalized and rounded to the operand format according to the current rounding mode and then placed at the first-operand location. The exponent and fraction of the intermediate product are maintained exactly; rounding and range checking occur only on the intermediate sum.

See Figure 19-27 on page 19-42 for a detailed description of the results of MULTIPLY AND ADD. The results of MULTIPLY AND SUBTRACT are the same, except that the first operand participates in the operation with its sign bit inverted.

Condition Code: The code remains unchanged.

IEEE Exception Conditions:

- · Invalid operation
- Overflow
- Underflow
- Inexact

Program Exceptions:

- Access (fetch, operand 2 of MAEB, MADB, MSEB, MSDB)
- Data with DXC 2, BFP instruction
- Data with DXC for IEEE exception condition
- Operation (if the BFP facility is not installed)

Programming Note: MULTIPLY AND ADD and MULTIPLY AND SUBTRACT produce a precise intermediate result, and a single rounding operation is performed after the addition or subtraction. This definition is consistent with the RS/6000, and, in certain applications, can be used to great advantage, especially in algorithms used in math libraries.

Third Operand				Results, F JLTIPLY AN nen Second	•	,		
(a) Is	-8	–Fn	-0	+0	+Fn	+∞	QNaN	SNaN
-∞	P(+∞)	P(+∞)	Xi: T(dNaN)	Xi: T(dNaN)	P(-∞)	P(-∞)	P(b)	Xi: T(b*)
–Fn	P(+∞)	P(a·b)	P(+0)	P(-0)	P(a·b)	P(-∞)	P(b)	Xi: T(b*)
-0	Xi: T(dNaN)	P(+0)	P(+0)	P(-0)	P(-0)	Xi: T(dNaN)	P(b)	Xi: T(b*)
+0	Xi: T(dNaN)	P(-0)	P(-0)	P(+0)	P(+0)	Xi: T(dNaN)	P(b)	Xi: T(b*)
+Fn	P(-∞)	P(a·b)	P(-0)	P(+0)	P(a·b)	P(+∞)	P(b)	Xi: T(b*)
+∞	P(-∞)	P(-∞)	Xi: T(dNaN)	Xi: T(dNaN)	P(+∞)	P(+∞)	P(b)	Xi: T(b*)
QNaN	P(a)	P(a)	P(a)	P(a)	P(a)	P(a)	P(a)	Xi: T(b*)
SNaN	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)	Xi: T(a*)


Figure 19-27 (Part 1 of 2). Results: MULTIPLY AND ADD

Value from Part		Results, Part 2, for MULTIPLY AND ADD (a·b+c) when First Operand (c) Is						
(p) Is		–Fn	-0	+0	+Fn	+∞	QNaN	SNaN
-∞	T(-∞)	T(-∞)	T(-∞)	T(-∞)	T(-∞)	Xi: T(dNaN)	T(c)	Xi: T(c*)
–Fn	T(-∞)	R(p+c)	R(p)	R(p)	R(p+c)	T(+∞)	T(c)	Xi: T(c*)
-0	T(-∞)	R(c)	T(-0)	Rezd	R(c)	T(+∞)	T(c)	Xi: T(c*)
+0	T(-∞)	R(c)	Rezd	T(+0)	R(c)	T(+∞)	T(c)	Xi: T(c*)
+Fn	T(-∞)	R(p+c)	R(p)	R(p)	R(p+c)	T(+∞)	T(c)	Xi: T(c*)
+∞	Xi: T(dNaN)	T(+∞)	T(+∞)	T(+∞)	T(+∞)	T(+∞)	T(c)	Xi: T(c*)
QNaN	T(p)	T(p)	T(p)	T(p)	T(p)	T(p)	T(p)	Xi: T(c*)
Explanation * T		converted	to the corre	espondina C)NaN before	it is placed	at the tard	net operand

- * The SNaN is converted to the corresponding QNaN before it is placed at the target operand location.
- dNaN Default quiet NaN.
- Fn Finite nonzero number (includes both denormalized and normalized).
- P(x) The value x is passed to Part 2 of this figure.
- R(v) Rounding and range action is performed on the value v. See Figure 19-17 on page 19-21.
- Rezd Exact zero-difference result. See Figure 19-17 on page 19-21.
- T(x) The value x is placed at the target operand location.
- Xi: IEEE invalid-operation exception. The results shown are produced only when FPC 0.0 is zero.

Figure 19-27 (Part 2 of 2). Results: MULTIPLY AND ADD

SET FPC



The contents of bit positions 32-63 of of the general register designated by R_1 are placed in the FPC (floating-point-control) register.

All of bits 32-63 corresponding to unassigned bit positions in the FPC must be zero; otherwise, a specification exception is recognized. Bits 0-31 of the general register are ignored.


Condition Code: The code remains unchanged.

IEEE Exception Conditions: None.

Program Exceptions:

- Data with DXC 2, BFP instruction
- Operation (if the BFP facility is not installed)
- Specification

SET ROUNDING MODE



The rounding-mode bits are set from the secondoperand address.

The second-operand address is not used to address data; instead, the rounding-mode bits in the FPC register are set with bits 62 and 63 of the address.

Bits other than 62 and 63 of the second-operand address are ignored.


Condition Code: The code remains unchanged.

IEEE Exception Conditions: None.

Program Exceptions:

- Data with DXC 2, BFP instruction
- Operation (if the BFP facility is not installed)

SQUARE ROOT



The square root of the second operand is placed at the first-operand location.

The result rounded according to the current rounding mode is placed at the first-operand location.

If the second operand is a finite positive number, the result is the square root of that number with a plus sign. If the operand is a zero of either sign, the result is a zero of the same sign. If the operand is $+\infty$, the result is $+\infty$.

If the second operand is less than zero, an IEEE-invalid-operation condition is recognized.

See Figure 19-21 on page 19-27 for a detailed description of the results of this instruction.

For SQXBR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Condition Code: The code remains unchanged.


IEEE Exception Conditions:

- · Invalid operation
- Inexact

Program Exceptions:

- · Access (fetch, operand 2 of SQEB and SQDB only)
- · Data with DXC 2, BFP instruction
- Data with DXC for IEEE exception condition
- Operation (if the BFP facility is not installed)
- Specification (SQXBR only)

STORE FPC



The contents of the FPC (floating-point-control) register are placed in storage at the secondoperand location.

The operand is four bytes in length. All 32 bits of the FPC register are stored.


Condition Code: The code remains unchanged.

IEEE Exception Conditions: None.

Program Exceptions:

- Access (store, operand 2)
- · Data with DXC 2, BFP instruction
- Operation (if the BFP facility is not installed)

SUBTRACT



The second operand is subtracted from the first operand, and the difference is placed at the first-operand location.

The execution of SUBTRACT is identical to that of ADD, except that the second operand participates in the operation with its sign bit inverted. See Figure 19-16 on page 19-20 for the detailed results of ADD.

For SXBR, the R fields must designate valid floating-point-register pairs; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 Result is zero
- 1 Result is less than zero
- 2 Result is greater than zero
- 3 Result is a NaN


IEEE Exception Conditions:

- · Invalid operation
- Overflow
- Underflow
- Inexact

Program Exceptions:

- Access (fetch, operand 2 of SEB and SDB only)
- Data with DXC 2, BFP instruction
- Data with DXC for IEEE exception condition
- Operation (if the BFP facility is not installed)
- Specification (SXBR only)

TEST DATA CLASS



The class and sign of the first operand are examined to select one bit from the second-operand address. Condition code 0 or 1 is set according to whether the selected bit is zero or one, respectively.

The second-operand address is not used to address data; instead, the rightmost 12 bits of the address, bits 20-31, are used to specify 12 combinations of operand class and sign. Bits 0-19 of the second-operand address are ignored.

As shown in Figure 19-28, BFP operands are divided into six classes: zero, normalized number, denormalized number, infinity, quiet NaN, and signaling NaN.

	when	Jsed Sign s
BFP Operand Class	+	_
Zero	20	21
Normalized number	22	23
Denormalized number	24	25
Infinity	26	27
Quiet NaN	28	29
Signaling NaN	30	31

Figure 19-28. Second-Operand-Address Bits for TEST DATA CLASS

One or more of the second-operand-address bits may be set to one. If the second-operandaddress bit corresponding to the class and sign of the first operand is one, condition code 1 is set; otherwise, condition code 0 is set.

Operands, including SNaNs and QNaNs, are examined without causing an arithmetic exception.

For TCXB, the R1 field must designate a valid floating-point-register pair; otherwise, a specification exception is recognized.

Resulting Condition Code:

- 0 Selected bit is 0 (no match)
- 1 Selected bit is 1 (match)
- 2
- 3 --

IEEE Exception Conditions: None.

Program Exceptions:

- Data with DXC 2, BFP instruction
- Operation (if the BFP facility is not installed)
- Specification (TCXB only)

Programming Note: TEST DATA CLASS provides a way to test an operand without risk of an exception or setting the IEEE flags.

Appendix A. Number Representation and Instruction-Use Examples

Number Representation	. A-2	EXECUTE (EX)	A-21
Binary Integers	. A-2	INSERT CHARACTERS UNDER MASK	
Signed Binary Integers	. A-2	(ICM)	A-21
Unsigned Binary Integers	. A-3	LOAD (L, LR)	A-22
Decimal Integers	. A-4	LOAD ADDRESS (LA)	A-22
Hexadecimal-Floating-Point Numbers	. A-5	LOAD HALFWORD (LH)	A-23
Conversion Example		MOVE (MVC, MVI)	A-23
Instruction-Use Examples		MVC Example	A-23
Machine Format	. A-7	MVI Example	A-24
Assembler-Language Format	. A-7	MOVE INVERSE (MVCIN)	A-24
Addressing Mode in Examples	. A-7	MOVE LONG (MVCL)	A-25
General Instructions	. A-7	MOVE NUMERICS (MVN)	A-25
ADD HALFWORD (AH)	. A-7	MOVE STRING (MVST)	A-26
AND (N, NC, NI, NR)	. A-8	MOVE WITH OFFSET (MVO)	A-26
NI Example	. A-8	MOVE ZONES (MVZ)	A-27
Linkage Instructions (BAL, BALR, BAS,		MULTIPLY (M, MR)	A-27
BASR, BASSM, BSM)	. A-8	MULTIPLY HALFWORD (MH)	A-27
Other BALR and BASR Examples	. A-9	OR (O, OC, OI, OR)	A-28
BRANCH AND STACK (BAKR)	A-10	OI Example	A-28
BAKR Example 1	A-10	PACK (PACK)	A-28
BAKR Example 2	A-11	SEARCH STRING (SRST)	A-29
BAKR Example 3	A-11	SRST Example 1	A-29
BRANCH ON CONDITION (BC, BCR) .	A-11	SRST Example 2	A-29
BRANCH ON COUNT (BCT, BCTR)	A-12	SHIFT LEFT DOUBLE (SLDA)	A-29
BRANCH ON INDEX HIGH (BXH)	A-12	SHIFT LEFT SINGLE (SLA)	A-30
BXH Example 1	A-12	STORE CHARACTERS UNDER MASK	
BXH Example 2	A-13	(STCM)	A-30
BRANCH ON INDEX LOW OR EQUAL		STORE MULTIPLE (STM)	A-30
(BXLE)	A-13	TEST UNDER MASK (TM)	A-31
BXLE Example 1		TRANSLATE (TR)	A-31
BXLE Example 2	A-14	TRANSLATE AND TEST (TRT)	A-32
COMPARE AND FORM CODEWORD		UNPACK (UNPK)	A-33
(CFC)		UPDATE TREE (UPT)	A-34
COMPARE HALFWORD (CH)	A-14	Decimal Instructions	A-34
COMPARE LOGICAL (CL, CLC, CLI,		ADD DECIMAL (AP)	
CLR)		COMPARE DECIMAL (CP)	A-34
CLC Example		DIVIDE DECIMAL (DP)	A-34
CLI Example		EDIT (ED)	A-35
CLR Example	A-15	EDIT AND MARK (EDMK)	A-36
COMPARE LOGICAL CHARACTERS		MULTIPLY DECIMAL (MP)	A-36
UNDER MASK (CLM)	A-15	SHIFT AND ROUND DECIMAL (SRP)	A-37
COMPARE LOGICAL LONG (CLCL)	A-16	Decimal Left Shift	A-37
COMPARE LOGICAL STRING (CLST) .	A-17	Decimal Right Shift	A-37
CONVERT TO BINARY (CVB)	A-18	Decimal Right Shift and Round	A-38
CONVERT TO DECIMAL (CVD)	A-18	, , , ,	. A-38
DIVIDE (D, DR)	A-19	ZERO AND ADD (ZAP)	A-38
EXCLUSIVE OR (X, XC, XI, XR)	A-19	Hexadecimal-Floating-Point Instructions	A-39
XC Example	A-19	ADD NORMALIZED (AD, ADR, AE, AER,	
XI Example	A-20	AXR)	A-39

© Copyright IBM Corp. 1990-2001

ADD UNNORMALIZED (AU, AUR, AW,		Conditional Swapping Instructions (CS,	
AWR)	A-39	CDS)	A-44
COMPARE (CD, CDR, CE, CER)	A-40	Setting a Single Bit	A-44
DIVIDE (DD, DDR, DE, DER)	A-40	Updating Counters	A-45
HALVE (HDR, HER)	A-41	Bypassing Post and Wait	A-45
MULTIPLY (MD, MDR, MDE, MDER,		Bypass Post Routine	A-45
MXD, MXDR, MXR)	A-41	Bypass Wait Routine	A-46
Hexadecimal-Floating-Point-Number		Lock/Unlock	A-46
Conversion	A-42	Lock/Unlock with LIFO Queuing for	
Fixed Point to Hexadecimal Floating		Contentions	A-46
Point	A-42	Lock/Unlock with FIFO Queuing for	
Hexadecimal Floating Point to Fixed		Contentions	A-47
Point	A-42	Free-Pool Manipulation	A-48
Multiprogramming and Multiprocessing		PERFORM LOCKED OPERATION (PLO)	A-50
Examples	A-43	Sorting Instructions	A-51
Example of a Program Failure Using OR		Tree Format	A-51
Immediate	A-43	Example of Use of Sort Instructions	A-53

This appendix is the same as in Enterprise Systems Architecture/390 Principles of Operation, SA22-7201; it has not been revised to show the enlargement of register sizes or the 64-bit addressing mode.

Number Representation

Binary Integers

Signed Binary Integers

Signed binary integers are most commonly represented as halfwords (16 bits) or words (32 bits). In both lengths, the leftmost bit (bit 0) is the sign of the number. The remaining bits (bits 1-15 for halfwords and 1-31 for words) are used to specify the magnitude of the number. Binary integers are also referred to as fixed-point numbers, because the radix point (binary point) is considered to be fixed at the right, and any scaling is done by the programmer.

Positive binary integers are in true binary notation with a zero sign bit. Negative binary integers are in two's-complement notation with a one bit in the sign position. In all cases, the bits between the sign bit and the leftmost significant bit of the integer are the same as the sign bit (that is, all zeros for positive numbers, all ones for negative numbers).

Negative binary integers are formed in two'scomplement notation by inverting each bit of the positive binary integer and adding one. As an example using the halfword format, the binary number with the decimal value +26 is made negative (-26) in the following manner:

```
+26
       0 000 0000 0001 1010
Invert 1 111 1111 1110 0101
Add 1
-26
       1 111 1111 1110 0110 (Two's comple-
                             ment form)
(S is the sign bit.)
```

This is equivalent to subtracting the number:

```
00000000 00011010
from
      1 00000000 00000000
```

Negative binary integers are changed to positive in the same manner.

The following addition examples illustrate two'scomplement arithmetic and overflow conditions. Only eight bit positions are used.

```
+57 = 0011 1001
 +35 = 0010 0011
 +92 = 0101 1100
+57 = 0011 1001
 -35 = 1101 \ 1101
 +22 = 0001 0110 No overflow -- carry into
                 leftmost position and
                 carry out
```

```
3. +35 = 0010 0011
    -57 = 1100 0111
    -22 = 1110 1010 Sign change only -- no
                    carry into leftmost posi-
                    tion and no carry out
4. -57 = 1100 \ 0111
    -35 = 1101 \ 1101
    -92 = 1010 0100 No overflow -- carry into
                    leftmost position and
                    carry out
5. +57 = 0011 1001
    +92 = 0101 1100
   +149 =*1001 0101 *Overflow -- carry into
                    leftmost position, no
                    carry out
6. -57 = 1100 \ 0111
    -92 = 1010 \ 0100
   -149 =*0110 1011 *Overflow -- no carry into
                    leftmost position but carry
```

The presence or absence of an overflow condition may be recognized from the carries:

· There is no overflow:

- 1. If there is no carry into the leftmost bit position and no carry out (examples 1 and 3).
- 2. If there is a carry into the leftmost position and also a carry out (examples 2 and 4).
- · There is an overflow:
 - 1. If there is a carry into the leftmost position but no carry out (example 5).
 - 2. If there is no carry into the leftmost position but there is a carry out (example 6).

The following are 16-bit signed binary integers. The first is the maximum positive 16-bit binary integer. The last is the maximum negative 16-bit binary integer (the negative 16-bit binary integer with the greatest absolute value).

Figure A-1 illustrates several 32-bit signed binary integers arranged in descending order. The first is the maximum positive binary integer that can be represented by 32 bits, and the last is the maximum negative binary integer that can be represented by 32 bits.

```
2^{31}-1 =
216
 20
 0
 -20
 -21
 -216
```

Figure A-1. 32-Bit Signed Binary Integers

Unsigned Binary Integers

Certain instructions, such as ADD LOGICAL, treat binary integers as unsigned rather than signed. Unsigned binary integers have the same format as signed binary integers, except that the leftmost bit is interpreted as another numeric bit rather than a sign bit. There is no complement notation because all unsigned binary integers are considered positive.

The following examples illustrate the addition of unsigned binary integers. Only eight bit positions

are used. The examples are numbered the same as the corresponding examples for signed binary integers.

```
3. 35 = 0010 \ 0011
199 = 1100 \ 0111
234 = 1110 \ 1010
4. 199 = 1100 \ 0111
221 = 1101 \ 1101
420 = 1010 \ 0100 \ *Carry out of leftmost position
5. 57 = 0011 \ 1001
92 = 0101 \ 1100
149 = 1001 \ 0101
```

```
6. 199 = 1100 \ 0111
164 = 1010 \ 0100
363 = *0110 \ 1011 *Carry out of leftmost position
```

A carry out of the leftmost bit position may or may not imply an overflow, depending on the application.

Figure A-2 illustrates several 32-bit unsigned binary integers arranged in descending order.

Figure A-2. 32-Bit Unsigned Binary Integers

Decimal Integers

Decimal integers consist of one or more decimal digits and a sign. Each digit and the sign are represented by a 4-bit code. The decimal digits are in binary-coded decimal (BCD) form, with the values 0-9 encoded as 0000-1001. The sign is usually represented as 1100 (C hex) for plus and 1101 (D hex) for minus. These are the preferred sign codes, which are generated by the machine for the results of decimal-arithmetic operations. There are also several alternate sign codes (1010, 1110, and 1111 for plus; 1011 for minus). The alternate sign codes are accepted by the machine as valid in source operands but are not generated for results.

Decimal integers may have different lengths, from one to 16 bytes. There are two decimal formats: packed and zoned. In the packed format, each byte contains two decimal digits, except for the rightmost byte, which contains the sign code in the right half. For decimal arithmetic, the number of decimal digits in the packed format can vary from one to 31. Because decimal integers must consist of whole bytes and there must be a sign code on the right, the number of decimal digits is always odd. If an even number of significant digits is

desired, a leading zero must be inserted on the left.

In the zoned format, each byte consists of a decimal digit on the right and the zone code 1111 (F hex) on the left, except for the rightmost byte where the sign code replaces the zone code. Thus, a decimal integer in the zoned format can have from one to 16 digits. The zoned format may be used directly for input and output in the extended binary-coded-decimal interchange code (EBCDIC), except that the sign must be separated from the rightmost digit and handled as a separate character. For positive (unsigned) numbers, however, the sign can simply be represented by the zone code of the rightmost digit because the zone code is one of the acceptable alternate codes for plus.

In either format, negative decimal integers are represented in true notation with a separate sign. As for binary integers, the radix point (decimal point) of decimal integers is considered to be fixed at the right, and any scaling is done by the programmer.

The following are some examples of decimal integers shown in hexadecimal notation:

C0
F0

Under some circumstances, a zero with a minus sign (negative zero) is produced. For example, the multiplicand:

times the multiplier:

generates the product:


because the product sign follows the algebraic rule of signs even when the value is zero. A negative zero, however, is equivalent to a positive zero in that they compare equal in a decimal comparison.

Hexadecimal-Floating-Point Numbers


A hexadecimal-floating-point (HFP) number is expressed as a hexadecimal fraction multiplied by a separate power of 16. The term floating point indicates that the placement, of the radix (hexadecimal) point, or scaling, is automatically maintained by the machine.

The part of an HFP number which represents the significant digits of the number is called the fraction. A second part specifies the power (exponent) to which 16 is raised and indicates the location of the radix point of the number. The fraction and exponent may be represented by 32 bits (short format), 64 bits (long format), or 128 bits (extended format).


Short HFP Number



Long HFP Number



Extended HFP Number



Low-Order Part

			/	
	S	Low-Order Characteristic	Rightmost of 28-Digi	14 Digits t Fraction
6	54	-	/ 72	127

An HFP number has two signs: one for the fraction and one for the exponent. The fraction sign, which is also the sign of the entire number, is the leftmost bit of each format (0 for plus, 1 for minus). The numeric part of the fraction is in true notation regardless of the sign. The numeric part is contained in bits 8-31 for the short format, in bits 8-63 for the long format, and in bits 8-63 followed by bits 72-127 for the extended format.

The exponent sign is obtained by expressing the exponent in excess-64 notation; that is, the exponent is added as a signed number to 64. The resulting number is called the characteristic. It is located in bits 1-7 for all formats. The characteristic can vary from 0 to 127, permitting the exponent to vary from -64 through 0 to +63. This provides a scale multiplier in the range of 16-64 to 16+63. A nonzero fraction, if normalized, has a value less than one and greater than or equal to 1/16, so that the range covered by the magnitude M of a normalized floating-point number is:

$$16^{-65} \le M < 16^{63}$$

In decimal terms:

$$16^{-65}$$
 is approximately 5.4 x 10^{-79}

 16^{63} is approximately 7.2 x 10^{75}

More precisely,

In the short format:

$$16^{-65} \le M \le (1 - 16^{-6}) \times 16^{63}$$

In the long format:

$$16^{-65} \le M \le (1 - 16^{-14}) \times 16^{63}$$

In the extended format:

$$16^{-65} \le M \le (1 - 16^{-28}) \times 16^{63}$$

Within a given fraction length (6, 14, or 28 digits), an HFP operation will provide the greatest precision if the fraction is normalized. A fraction is normalized when the leftmost digit (bit positions 8, 9,

10, and 11) is nonzero. It is unnormalized if the leftmost digit contains all zeros.

If normalization of the operand is desired, the HFP instructions that provide automatic normalization are used. This automatic normalization is accomplished by left-shifting the fraction (four bits per shift) until a nonzero digit occupies the leftmost digit position. The characteristic is reduced by one for each digit shifted.

Figure A-3 illustrates sample normalized short HFP numbers. The last two numbers represent the smallest and the largest positive normalized numbers.

```
1.0
      = +1/16x16^{1}
               = +8/16x16^{\circ}
               0.5
1/64
      = +4/16x16-1
               x16-64
               0.0
      = +0
               = -15/16 \times 16^{1}
-15.0
5.4x10^{-79} \approx +1/16x16^{-64}
               7.2 \times 10^{75} \simeq (1-16-6) \times 16^{63} = 0 \ 111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111
```

Figure A-3. Normalized Short Hexadecimal-Floating-Point Numbers

Conversion Example

Convert the decimal number 59.25 to a short HFP number. (In another appendix are tables for the conversion of hexadecimal and decimal integers and fractions.)

1. The number is separated into a decimal integer and a decimal fraction.

$$59.25 = 59 \text{ plus } 0.25$$

2. The decimal integer is converted to its hexadecimal representation.

```
5910 = 3B16
```

3. The decimal fraction is converted to its hexadecimal representation.

```
0.2510 = 0.416
```

4. The integral and fractional parts are combined and expressed as a fraction times a power of 16 (exponent).

```
3B.4_{16} = 0.3B4_{16} \times 16^{2}
```

5. The characteristic is developed from the exponent and converted to binary.

```
base + exponent = characteristic
   + 2
                = 66 = 1000010
```

6. The fraction is converted to binary and grouped hexadecimally.

```
.3B4_{16} = .0011 1011 0100
```

7. The characteristic and the fraction are stored in the short format. The sign position contains the sign of the fraction.

```
S Char
            Fraction
            0011 1011 0100 0000 0000 0000
0 1000010
```

Examples of instruction sequences that may be used to convert between signed binary integers and HFP numbers are shown in "Hexadecimal-Floating-Point-Number Conversion" on page A-42.

Instruction-Use Examples

The following examples illustrate the use of many of the unprivileged instructions. Before studying one of these examples, the reader should consult the instruction description.

The instruction-use examples are written principally for assembler-language programmers, to be used in conjunction with the appropriate assembler-language publications.

Most examples present one particular instruction, both as it is written in an assembler-language statement and as it appears when assembled in storage (machine format).

Machine Format

machine-format values aiven are hexadecimal notation unless otherwise specified. Storage addresses are also given in hexadecimal. Hexadecimal operands are shown converted into binary, decimal, or both if such conversion helps to clarify the example for the reader.

Assembler-Language Format

In assembler-language statements, registers and lengths are presented in decimal. Displacements, immediate operands, and masks may be shown in decimal, hexadecimal, or binary notation; for example, 12, X'C', and B'1100' represent the same value. Whenever the value in a register or storage location is referred to as "not significant," this value is replaced during the execution of the instruction.

When SS-format instructions are written in the assembler language, lengths are given as the total number of bytes in the field. This differs from the machine definition, in which the length field specifies the number of bytes to be added to the field address to obtain the address of the last byte of the field. Thus, the machine length is one less than the assembler-language length. The assembler program automatically subtracts one from the length specified when the instruction is assembled.

In some of the examples, symbolic addresses are used in order to simplify the examples. assembler-language statements, а address is represented as a mnemonic term written in all capitals, such as FLAGS, which may denote the address of a storage location containing data or program-control information. When symbolic addresses are used, the assembler supplies actual base and displacement values according to the programmer's specifications. Therefore, the actual values for base and displacement are not shown in the assemblerlanguage format or in the machine-language format. For assembler-language formats, in the

labels that designate instruction fields, the letter "S" is used to indicate the combination of base and displacement fields for an operand address. (For example, S2 represents the combination of B2 and D2.) In the machine-language format, the base and displacement address components are shown as asterisks (****).

Addressing Mode in Examples

Except where otherwise specified, the examples assume the 24-bit addressing mode.

General Instructions

(See Chapter 7, "General Instructions" for a complete description of the general instructions.)

ADD HALFWORD (AH)

The ADD HALFWORD instruction algebraically adds the contents of a two-byte field in storage to the contents of a register. The storage operand is expanded to 32 bits after it is fetched and before it is used in the add operation. The expansion consists in propagating the leftmost (sign) bit 16 positions to the left. For example, assume that the contents of storage locations 2000-2001 are to be added to register 5. Initially:

Register 5 contains 00 00 00 19 = 2510.

Storage locations 2000-2001 contain FF FE = -210.

Register 12 contains 00 00 18 00.

Register 13 contains 00 00 01 50.

The format of the required instruction is:

Machine Format

0p (ode	Rı	Х2	B2	D2
4	A	5	D	С	6B0

Assembler Format Op Code $R_1, D_2(X_2, B_2)$

5,X'6B0'(13,12) AΗ

After the instruction is executed, register 5 contains 00 00 00 17 = 2310. Condition code 2 is set to indicate a result greater than zero.

AND (N, NC, NI, NR)

When the Boolean operator AND is applied to two bits, the result is one when both bits are one; otherwise, the result is zero. When two bytes are ANDed, each pair of bits is handled separately; there is no connection from one bit position to another. The following is an example of ANDing two bytes:

First-operand byte: 0011 01012 Second-operand byte: 0101 11002 Result byte: 0001 01002

NI Example

A frequent use of the AND instruction is to set a particular bit to zero. For example, assume that storage location 4891 contains 0100 00112. To set the rightmost bit of this byte to zero without affecting the other bits, the following instruction can be used (assume that register 8 contains 00 00 48 90):

Machine Format
Op Code I2 B1 D1
94 FE 8 001

Assembler Format
Op Code D1(B1), I2

NI 1(8), X'FE'

When this instruction is executed, the byte in storage is ANDed with the immediate byte (the I_2 field of the instruction):

Location 4891: 0100 00112 Immediate byte: 1111 11102 Result: 0100 00102

The resulting byte, with bit 7 set to zero, is stored back in location 4891. Condition code 1 is set.

Linkage Instructions (BAL, BALR, BAS, BASR, BASSM, BSM)

Four unprivileged instructions (BRANCH AND LINK, BRANCH AND SAVE, BRANCH AND SAVE AND SET MODE, and BRANCH AND SET MODE) are available, together with the unconditional branch (BRANCH ON CONDITION with a

mask of 15), to provide linkage between subroutines. BRANCH AND LINK (BAL or BALR) is provided primarily for compatibility with programs written for System/370; BRANCH AND SAVE (BAS or BASR) is recommended instead for programs which are to be executed using ESA/370. The instructions BRANCH AND SAVE AND SET MODE (BASSM) and BRANCH AND SET MODE (BSM) provide subroutine linkage together with switching between the 24-bit and the 31-bit addressing modes. The use of these instructions is discussed in a programming note at the end of "Subroutine Linkage without the Linkage Stack." (See also the semiprivileged instruction BRANCH AND STACK.)

The following example compares the operation of these instructions and of the unconditional-branch instruction BRANCH ON CONDITION (BC or BCR with a mask of 15). Assume that each instruction in turn is located at the current instruction address, ready to be executed next. For the first set of examples, the addressing-mode bit, PSW bit 32, is initially zero (24-bit addressing in effect). For the second set, PSW bit 32 is initially one (31-bit addressing). Assume also that general register 5 is to receive the linkage information, and that general register 6 contains the branch address.

The format of the BALR instruction is:

Machine Format
Op Code R1 R2
05 5 6

Assembler Format Op Code R1,R2

BALR 5,6

The other linkage instructions in the RR format have the same format but different op codes:

BASR 0D BASSM 0C BSM 0B

For comparison with the RR-format instructions, the results of two RX-format instructions are also shown.

The format of the BAL instruction is:

Machine Format

Op Code	Rı	Х2	B2	D2
45	5	0	6	000

Assembler Format

Op Code R1, D2 (X2, B2)

BAL 5,0(0,6)

The BAS instruction has the same format, but the op code is 4D.

The BCR instruction specifies only one register:

Machine Format

0р	Code	Мı	R2
	07	F	6

Assembler Format

Op Code M1,R2

BCR 15,6

Assume that:

Register 5 contains BB BB BB BB.

Register 6 contains 82 46 8A CE.

PSW bits 32-63 contain

00 00 10 D6 (for 24-bit addressing). 80 00 10 D6 (for 31-bit addressing).

Condition code is 012.

Program mask is 11002.

The effect of executing each instruction in turn is as follows:

24-Bit Mode Initially

Instruction	Register 5	PSW (32-63)
Before	BB BB BB BB	00 00 10 D6
BCR 15,6 BAL 5,0(0,6) BAS 5,0(0,6) BALR 5,6 BASR 5,6	BB BB BB BB 9C 00 10 DA 00 00 10 DA 5C 00 10 D8 00 00 10 D8	00 46 8A CE 00 46 8A CE 00 46 8A CE 00 46 8A CE 00 46 8A CE
BASSM 5,6	00 00 10 D8	82 46 8A CE
BSM 5,6	3B BB BB BB	82 46 8A CE

31-Bit Mode Initially

Instruction	Register 5	PSW (32-63)			
Before	BB BB BB BB	80 00 10 D6			
BCR 15,6 BAL 5,0(0,6)	BB BB BB BB 80 00 10 DA	82 46 8A CE 82 46 8A CE			
BAS $5,0(0,6)$	80 00 10 DA	82 46 8A CE			
BALR 5,6	80 00 10 D8	82 46 8A CE			
BASR 5,6	80 00 10 D8	82 46 8A CE			
BASSM 5,6	80 00 10 D8	82 46 8A CE			
BSM 5,6	BB BB BB BB	82 46 8A CE			

Note that a value of zero in the R₂ field of any of the RR-format instructions indicates that the branching function is not to be performed; it does not refer to register 0. Likewise, a value of zero in the R₁ field of the BSM instruction indicates that the old value of PSW bit 32 is not to be saved and that register 0 is to be left unchanged. Register 0 can be designated by the R₁ field of instructions BAL, BALR, BAS, BASR, and BASSM, however. In the RX-format branch instructions, branching occurs independent of whether there is a value of zero in the B₂ field or X₂ field of the instruction. However, when the field is zero, instead of using the contents of general register 0, a value of zero is used for that component of address generation.

Programming Note: It should be noted that execution of BAL in the 24-bit addressing mode results in bit 0 of register 5 being set to one. This is because the ILC for an RX-format instruction is 10. This is the only case in which bit zero of the return register does not correctly reflect the addressing mode of the caller. Thus, BSM may be used to return for BALR, BAS, BASR, and BASSM in both the 24-bit and the 31-bit addressing modes, but it cannot be used to return if the program was called by using BAL in the 24-bit addressing mode.

Other BALR and BASR Examples

The BALR or BASR instruction with the R₂ field set to zero may be used to load a register for use as a base register. For example, in the assembler language, the two statements:

BALR 15,0 USING *,15 or BASR 15,0 USING *,15 indicate that the address of the next sequential instruction following the BALR or BASR instruction will be placed in register 15, and that the assembler may use register 15 as a base register until otherwise instructed. (The USING statement is an "assembler instruction" and is thus not a part of the object program.)

BRANCH AND STACK (BAKR)

The semiprivileged BRANCH AND STACK instruction facilitates linkage between subroutines by saving status in a linkage-stack state entry (sometimes called a branch state entry to distinguish it from a program-call state entry). When BRANCH AND STACK has been used, the return from the called program is made by means of the PROGRAM RETURN instruction. **PROGRAM** RETURN restores access registers 2-14, general registers 2-14, and the PSW with values saved in the state entry, except that it leaves the PER mask unchanged and sets the condition code to an unpredictable value. The use of BRANCH AND STACK is discussed in "Branching Using the Linkage Stack" on page 5-62.

BRANCH AND STACK can be used to perform a calling linkage, or it can be used at or near the entry point of the called program, depending on whether the R₁ field of the instruction is zero or nonzero, respectively. If the R1 field is zero, bits 32-63 of the PSW saved in the state entry indicate the current addressing mode (24-bit or 31-bit) and the address of the next sequential instruction after the BRANCH AND STACK instruction or an EXECUTE instruction. If the R₁ field is nonzero, bits 32-63 of the PSW saved in the state entry are set with a value generated from the contents of general register R1: bit 32 of the PSW is set equal to bit 0 of the register, and bits 1-31 of the PSW are set with an address generated from bits 1-31 of the register under the control of bit 0 of the register. Bits 32-63 of the PSW saved in the state entry are referred to in the following examples as the return value.

The branch address for the instruction is generated from the contents of general register R2 under the control of the current addressing mode. Bit 0 of general register R2 does not affect the operation. If the R2 field of the instruction is zero, the operation is performed without branching.

In addition to saving a complete PSW (except with an unpredictable PER mask) in the state entry, BRANCH AND STACK saves the new value of bits 32-63 of the current PSW in the state entry. Bits 32-63 are referred to in the following examples as the branch value.

The following examples contain cases in which bit 32 of the current PSW is either zero or one (24-bit or 31-bit addressing) before BRANCH AND STACK is executed and in which bit 0 of the general register designated by a nonzero R1 or R2 field is either zero or one.

BAKR Example 1

This example shows BAKR used in a calling program. BAKR performs a branch, and the return is to be to the next sequential instruction.

The format of the BAKR instruction is:

Ma	achine Format Op Code	R1	R2
	B240	0	6

Assembler Format				
Op Code	R1,R2			
BAKR	0,6			

Assume four cases of initial values, as follows:

	PSV	V (3	32-6	53)	Reg	gist	ter	6
1. 2. 3. 4.	00 80	00 00	10 10	D6 D6	02 82 02 82	46 46	8A 8A	CE CE

The results in the four cases are as follows:

	Return Value	Branch Value and PSW (32-63)
2.	00 00 10 DA 00 00 10 DA 80 00 10 DA 80 00 10 DA	00 46 8A CE 82 46 8A CE

BAKR Example 2

This example shows BAKR used in a called program. BAKR does not perform a branch, and the return is to be as specified in general register R1.

The format of the BAKR instruction is:

Machine Format

Op Code	R1	R2
B240	5	0

Assembler Format

Op Code R1, R2

BAKR 5,0

Assume four cases of initial values, as follows:

Register 5 PSW (32-63)

1. 04 00 10 D6 00 46 8A CE 04 00 10 D6 82 46 8A CE 84 00 10 D6 00 46 8A CE 4. 84 00 10 D6 82 46 8A CE

The results in the four cases are as follows:

Returi Value	1				alue (32-63)
 00 00 84 00	10 D6 10 D6 10 D6 10 D6	82 00	46 46	8A 8A	D2 D2

BAKR Example 3

This example shows BAKR used in a called program. BAKR performs a branch, and the return is to be as specified in general register R₁.

The format of the BAKR instruction is:

Machine Format

Op Code	R1	R2
B240	5	6

Assembler Format

Op Code R1, R2

BAKR 5,6 Assume eight cases of initial values, as follows:

	Reg	gist	ter	5	Reg	gist	ter	6	PSV	V (3	32-6	53)
1.	04	00	10	D6	06	99	99	00	00	46	88	CE
2.	04	00	10	D6	06	99	99	00	82	46	88	CE
3.	04	00	10	D6	86	99	99	00	00	46	88	CE
4.	04	00	10	D6	86	99	99	00	82	46	88	CE
5.	84	00	10	D6	06	99	99	00	00	46	88	CE
6.	84	00	10	D6	06	99	99	00	82	46	88	CE
7.	84	00	10	D6	86	99	99	00	00	46	88	CE
8.	84	00	10	D6	86	99	99	00	82	46	88	CE

The results in the eight cases are as follows:

	Return Value	Branch Value and PSW (32-63)
1.	00 00 10 D6	00 99 99 00
2.	00 00 10 D6	86 99 99 00
3.	00 00 10 D6	00 99 99 00
4.	00 00 10 D6	86 99 99 00
5.	84 00 10 D6	00 99 99 00
6.	84 00 10 D6	86 99 99 00
7.	84 00 10 D6	00 99 99 00
8.	84 00 10 D6	86 99 99 00

BRANCH ON CONDITION (BC, BCR)

The BRANCH ON CONDITION instruction tests the condition code to see whether a branch should or should not occur. The branch occurs only if the current condition code corresponds to a one bit in a mask specified by the instruction.

Condition	Instruction	
Code	(Mask) Bit	Mask Value
0	8	8
1	9	4
2	10	2
3	11	1

For example, assume that an ADD (A or AR) operation has been performed and that a branch to address 6050 is desired if the sum is zero or less (condition code is 0 or 1). Also assume:

Register 10 contains 00 00 50 00.

Register 11 contains 00 00 10 00.

The RX form of the instruction performs the required test (and branch if necessary) when written as:

Machine Format

0р	Code	Мı	Х2	B2	D2
	47	С	В	А	050

Assembler Format

A mask of 1210 means that there are ones in instruction bits 8 and 9 and zeros in bits 10 and 11, so that branching takes place when the condition code is either 0 or 1.

A mask of 15 would indicate a branch on any condition (an unconditional branch). A mask of zero would indicate that no branch is to occur (a nooperation).

(See also "Linkage Instructions (BAL, BALR, BAS, BASR, BASSM, BSM)" on page A-8 for an example of the BCR instruction.)

BRANCH ON COUNT (BCT, BCTR)

The BRANCH ON COUNT instruction is often used to execute a program loop for a specified number of times. For example, assume that the following represents some lines of coding in an assembler-language program:

where register 6 contains 00 00 00 03 and the address of LUPE is 6826. Assume that, in order to address this location, register 10 is used as a base register and contains 00 00 68 00.

The format of the BCT instruction is:

Machine Format

0р	Code	R1	Х2	B2	D2
	46	6	0	А	026

The effect of the coding is to execute three times the loop defined by the instructions labeled LUPE through BACK, while register 6 is decremented from three to zero.

BRANCH ON INDEX HIGH (BXH)

BXH Example 1

The BRANCH ON INDEX HIGH instruction is an index-incrementing and loop-controlling instruction that causes a branch whenever the sum of an index value and an increment value is greater than some compare value. For example, assume that:

Register 4 contains 00 00 00 8A = 13810 = the index.

Register 6 contains 00 00 00 02 = 210 = the increment.

Register 7 contains 00 00 00 AA = 17010 = the compare value.

Register 10 contains 00 00 71 30 = the branch address.

The format of the BXH instruction is:

Machine Format

Op Code	R1	Rз	B2	D2
86	4	6	Α	000

Assembler Format

BXH
$$4,6,0(10)$$

When the instruction is executed, first the contents of register 6 are added to register 4, second the sum is compared with the contents of register 7. and third the decision whether to branch is made. After execution:

Register 4 contains 00 00 00 8C = 14010.

Registers 6 and 7 are unchanged.

Since the new value in register 4 is not yet greater than the value in register 7, the branch to address 7130 is not taken. Repeated use of the instruction

will eventually cause the branch to be taken when the value in register 4 reaches 17210.

BXH Example 2

When the register used to contain the increment is odd, that register also becomes the comparevalue register. The following assembler-language subroutine illustrates how this may be used to search a table.

Tal	ole
2 Bytes	2 Bytes
ARG1 ARG2 ARG3 ARG4 ARG5 ARG6	FUNCT1 FUNCT2 FUNCT3 FUNCT4 FUNCT5 FUNCT6

Assume that:

Register 8 contains the search argument.

Register 9 contains the width of the table in bytes (00 00 00 04).

Register 10 contains the length of the table in bytes (00 00 00 18).

Register 11 contains the starting address of the table.

Register 14 contains the return address to the main program.

As the following subroutine is executed, the argument in register 8 is successively compared with the arguments in the table, starting with argument 6 and working backward to argument 1. If an equality is found, the corresponding function replaces the argument in register 8. If an equality is not found, zero replaces the argument in register 8.

> SEARCH LNR 9,9 NOTEQUAL BXH 10,9,LOOP NOTFOUND SR 8.8 BCR 15,14 L00P CH 8,0(10,11)BC 7,NOTEQUAL LH 8,2(10,11) BCR 15,14

The first instruction (LNR) causes the value in register 9 to be made negative. After execution of this instruction, register 9 contains FF FF FC = -410. Considering the case when no equality is

found, the BXH instruction will be executed seven times. Each time BXH is executed, a value of -4 is added to register 10, thus reducing the value in register 10 by 4. The new value in register 10 is compared with the -4 value in register 9. The branch is taken each time until the value in register 10 is -4. Then the branch is not taken, and the SR instruction sets register 8 to zero.

BRANCH ON INDEX LOW OR **EQUAL (BXLE)**

The BRANCH ON INDEX LOW OR EQUAL instruction performs the same operation as BRANCH ON INDEX HIGH, except that branching occurs when the sum is lower than or equal to (instead of higher than) the compare value. As the instruction which increments and tests an index value in a program loop, BXLE is useful at the end of the loop and BXH at the beginning. The following assembler-language routines illustrate loops with BXLE.

BXLE Example 1

Assume that a group of ten 32-bit signed binary integers are stored at consecutive locations, starting at location GROUP. The integers are to be added together, and the sum is to be stored at location SUM.

	SR	5,5	Set sum to zero
	LA	6,GROUP	Load first address
	SR	7,7	Set index to zero
	LA	8,4	Load increment 4
	LA	9,39	Load compare value
L00P	Α	5,0(7,6)	Add integer to sum
	BXLE	7,8,L00P	Test end of loop
	ST	5,SUM	Store sum

The two-instruction loop contains an ADD (A) instruction which adds each integer to the contents of general register 5. The ADD instruction uses the contents of general register 7 as an index value to modify the starting address obtained from register 6. Next, BXLE increments the index value by 4, the increment previously loaded into register 8, and compares it with the compare value in register 9, the odd register of this even-odd pair. The compare value was previously set to 39, which is one less than the number of bytes in the data area; this is also the address. relative to the starting address, of the rightmost byte of the last integer to be added. When the last integer has been added, BXLE increments the index value to the next relative address (40),

which is found to be greater than the compare value (39) so that no branching takes place.

BXLE Example 2

The technique illustrated in Example 1 is restricted to loops containing instructions in the RX instruction format. That format allows both a base register and an index register to be specified (double indexing).

For instructions in other formats, where an index register cannot be specified, the previous technique may be modified by having the address itself serve as the index value in a BXLE instruction and by using as the compare value the address of the last byte rather than its relative address. The base register then provides the address directly at each iteration of the loop, and it is not necessary to specify a second register to hold the index value (single indexing).

In the following example, an AND (NI) instruction in the SI instruction format sets to zero the rightmost bit of each of the same group of integers as in Example 1, thus making all of them even. The I₂ field of the NI instruction contains the byte X'FE', which consists of seven ones and a zero. That byte is ANDed into byte 3, the rightmost byte, of each of the integers in turn.

> ΙA 6,GROUP Load first address LA 8,4 Load increment 4 9,GROUP+39 Load compare value LOOP NI 3(6), X'FE' AND immediate BXLE 6,8,L00P Test end of loop

The technique shown in Example 2 does not work, however, on an ESA/370 system when it is in the 31-bit addressing mode and the data is located at the rightmost end of a 31-bit address space. In this case, the compare value would be set to 231-1, which is the largest possible 32-bit signed binary value. The reason the technique does not work is that the BXLE and BXH instructions treat their operands as 32-bit signed binary integers. When the address in general register 6 reaches the value 231-4, BXLE increments it to a value that is interpreted as -231, rather than 231, and the comparison remains low, which causes looping to continue indefinitely.

This situation can be avoided by not allowing data areas to extend to the rightmost location in a 31-bit address space or by using other techniques; these may include double indexing when possible, as in Example 1, or starting at the end and stepping downward through the data area with a negative increment.

COMPARE AND FORM CODEWORD (CFC)

See "Sorting Instructions" on page A-51.

COMPARE HALFWORD (CH)

The COMPARE HALFWORD instruction compares a 16-bit signed binary integer in storage with the contents of a register. For example, assume that:

Register 4 contains FF FF 80 $00 = -32,768_{10}$.

Register 13 contains 00 01 60 50.

Storage locations 16080-16081 contain 8000 = -32,76810.

When the instruction:

Machine Format

Op Code	R1	Х2	B2	D2
49	4	0	D	030

Assembler Format

4,X'30'(0,13) CH

is executed. the contents of locations 16080-16081 are fetched, expanded to 32 bits (the sign bit is propagated to the left), and compared with the contents of register 4. Because the two numbers are equal, condition code 0 is set.

COMPARE LOGICAL (CL, CLC, CLI, CLR)

The COMPARE LOGICAL instruction differs from the signed-binary comparison instructions (C, CH, CR) in that all quantities are handled as unsigned binary integers or as unstructured data.

CLC Example

The COMPARE LOGICAL (CLC) instruction can be used to perform the byte-by-byte comparison of storage fields up to 256 bytes in length. For example, assume that the following two fields of data are in storage:

Field 1

1886	5									1	1891	L
D1	D6	C8	D5	E2	D6	D5	6B	C1	4B	C2	4B	

Field 2

1900)									1	190E	3
D1	D6	C8	D5	E2	D6	D5	6B	C1	4B	С3	4B	

Also assume:

Register 9 contains 00 00 18 80.

Register 7 contains 00 00 19 00.

Execution of the instruction:

Machine Format

Op Code	e L	В1	D1	B2	D2
D5	0B	9	006	7	000

Assembler Format

sets condition code 1, indicating that the contents of field 1 are lower in value than the contents of field 2.

Because the collating sequence of the EBCDIC code is determined simply by a logical comparison of the bits in the code, the CLC instruction can be used to collate EBCDIC-coded fields. For example, in EBCDIC, the above two data fields are:

Field 1: JOHNSON, A.B. Field 2: JOHNSON, A.C.

Condition code 1 indicates that JOHNSON.A.B. should precede JOHNSON, A.C. for the fields to be in alphabetic sequence.

CLI Example

The COMPARE LOGICAL (CLI) instruction compares a byte from the instruction stream with a byte from storage. For example, assume that:

Register 10 contains 00 00 17 00.

Storage location 1703 contains 7E.

Execution of the instruction:

Machine Format

0p	Code	Ι2	В1	D1
	95	AF	Α	003

Assembler Format

sets condition code 1, indicating that the first operand (the quantity in main storage) is lower than the second (immediate) operand.

CLR Example

Assume that:

Register 4 contains $00\ 00\ 00\ 01 = 1$.

Register 7 contains FF FF FF FF = 2^{32} - 1.

Execution of the instruction:

Machine Format

Assembler Format

sets condition code 1. Condition code 1 indicates that the first operand is lower than the second.

If, instead, the signed-binary comparison instruction COMPARE (CR) had been executed, the contents of register 4 would have been interpreted as +1 and the contents of register 7 as -1. Thus, the first operand would have been higher, so that condition code 2 would have been set.

COMPARE LOGICAL CHARACTERS UNDER MASK (CLM)

COMPARE LOGICAL **CHARACTERS** The UNDER MASK (CLM) instruction provides a means of comparing bytes selected from a general register to a contiguous field of bytes in storage. The M₃ field of the CLM instruction is a

four-bit mask that selects zero to four bytes from a general register, each mask bit corresponding, left to right, to a register byte. In the comparison, the register bytes corresponding to ones in the mask are treated as a contiguous field. The operation proceeds left to right. For example, assume that:

Storage locations 10200-10202 contain F0 BC

Register 12 contains 00 01 00 00.


Register 6 contains F0 BC 5C 7B.

Execution of the instruction:

Machine Format

Assembler Format Op Code R1, M3, D2 (B2)

causes the following comparison:



Because the selected bytes are equal, condition code 0 is set.

COMPARE LOGICAL LONG (CLCL)

The COMPARE LOGICAL LONG instruction is used to compare two operands in storage, byte by byte. Each operand can be of any length. Two even-odd pairs of general registers (four registers in all) are used to locate the operands and to control the execution of the CLCL instruction, as illustrated in the following diagram. The first register of each pair must be an even register, and it contains the storage address of an operand. The odd register of each pair contains the length of the operand it covers, and the leftmost byte of the second-operand odd register contains a padding byte which is used to extend the shorter operand, if any, to the same length as the longer operand.

The following illustrates the assignment of registers in the 24-bit addressing mode:

R₁+1 (odd)
$$0$$
 First-Operand Length 0 8 31

R₂ (even)
$$0$$
 8 Second-Operand Address 31

In the 31-bit addressing mode, the operand addresses would be in bit positions 1-31 of the even registers shown above.

Since the CLCL instruction may be interrupted during execution, the interrupting program must preserve the contents of the four registers for use when the instruction is resumed.

The following instructions set up two register pairs to control a text-string comparison. For example, assume:

Operand 1 Address: 2080016 Length: 10010

Operand 2

Address: 20A0016 Length: 13210

Padding Byte Address: 2000316 Length: 1 Value: 4016

Register 12 contains 00 02 00 00.

The setup instructions are:

LA	4,X'800'(12)	Set register 4 to start of
		first operand
LA	5,100	Set register 5 to length
		of first operand
LA	8,X'A00'(12)	Set register 8 to start of
		second operand
LA	9,132	Set register 9 to length
		of second operand
ICM	9,B'1000',3(12)	Insert padding byte in
		leftmost byte position of
		register 9

Register pair 4,5 defines the first operand. Bits 8-31 of register 4 contain the storage address of the start of an EBCDIC text string, and bits 8-31 of register 5 contain the length of the string, in this case 100 bytes.

Register pair 8,9 defines the second operand, with bits 8-31 of register 8 containing the starting location of the second operand and bits 8-31 of register 9 containing the length of the second operand, in this case 132 bytes. Bits 0-7 of register 9 contain an EBCDIC blank character (X'40') to pad the shorter operand. example, the padding byte is used in the first operand, after the 100th byte, to compare with the remaining bytes in the second operand.

With the register pairs thus set up, the format of the CLCL instruction is:

Assembler Format Op Code R1, R2 CLCL 4,8

When this instruction is executed, the comparison starts at the left end of each operand and proceeds to the right. The operation ends as soon as an inequality is detected or the end of the longer operand is reached.

If this CLCL instruction is interrupted after 60 bytes have compared equal, the operand lengths in registers 5 and 9 will have been decremented to 40 and 72, respectively. The operand addresses in registers 4 and 8 will have been

incremented to X'2083C' and X'20A3C'; the leftmost byte of registers 4 and 8 will have been set to zero. The padding byte X'40' remains in register 9. When the CLCL instruction is reexecuted with these register contents, the comparison resumes at the point of interruption.

Now, assume that the instruction is interrupted after 110 bytes. That is, the first 100 bytes of the second operand have compared equal to the first operand, and the next 10 bytes of the second operand have compared equal to the padding byte (blank). The residual operand lengths in registers 5 and 9 are 0 and 22, respectively, and the operand addresses in registers 4 and 8 are X'20864' (the value when the first operand was exhausted) and X'20A6E' (the current value for the second operand).

When the comparison ends, the condition code is set to 0, 1, or 2, depending on whether the first operand is equal to, less than, or greater than the second operand, respectively.

When the operands are unequal, the addresses in registers 4 and 8 indicate the bytes that caused the mismatch.

COMPARE LOGICAL STRING (CLST)

The COMPARE LOGICAL STRING instruction is used to compare a first operand designated by general register R1 and a second operand designated by general register R2. The comparison is made left to right, byte by byte, until unequal bytes are compared, an ending character specified in general register 0 is encountered in either operand, or a CPU-determined number of bytes have been compared. The condition code is set to 0 if the two operands are equal, to 1 if the first operand is low, to 2 if the second operand is low, or to 3 if a CPU-determined number of bytes have been compared. If the ending character is found in both operands simultaneously, the operands are equal. If it is found in only one operand, that operand is low.

When condition code 1 or 2 is set, the addresses of the last bytes processed in the first and second operands are placed in general registers R1 and R₂, respectively. These are the addresses of unequal bytes in the two operands, or they are the

address of an ending character in one operand and of the byte in the corresponding byte position in the other operand. When condition code 3 is set, the addresses of the next bytes to be processed are placed in the registers. When condition code 0 is set, the contents of the registers remain unchanged.

Following are examples of first and second operands beginning at decimal locations 1000 and 2000, respectively. The addresses in general registers R₁ and R₂ are 1000 and 2000, respectively. The ending character in general register 0 is 00 hex (as in the C programming language). The values of the operand bytes are shown in hex, and the resulting condition code and final contents of general registers R₁ and R₂ are shown.

Example 1

1000 2000

C1 C2 C3 00 C1 C2 C3 00

CC: 0; (R1): 1000; (R2): 2000

Example 2

1000 2000

40 40 40 C1 40 40 40 C2

CC: 1; (R₁): 1003; (R₂): 2003

Example 3

2000 1000

40 40 40 C2 40 40 40 C1

CC: 2; (R₁): 1003; (R₂): 2003

Example 4

1000 2000

C1 C2 C3 C4 C1 C2 C3 00

CC: 1; (R₁): 1003; (R₂): 2003

Example 5

1000 2000

C1 C2 C3 C4 C1 C2 C3 00

CC: 2; (R₁): 1003; (R₂): 2003

Example 6

Assuming that the CPU-determined number of bytes compared is 256:

1000 1256 2000 2256 40 .. 40 00 40 .. 40 00

CC: 3; (R₁): 1256; (R₂): 2256

Example 7

1000 2000

00 40 40 40 40 40 40 40

CC: 1; (R₁): 1000; (R₂): 2000

Example 8

1000 2000

40 40 40 40 00 40 40 40

CC: 2; (R₁): 1000; (R₂): 2000

Example 9

1000 2000

00 40 40 40 00 40 40 40

CC: 0; (R₁): 1000; (R₂): 2000

CONVERT TO BINARY (CVB)

The CONVERT TO BINARY instruction converts an eight-byte, packed-decimal number into a signed binary integer and loads the result into a general register. After the conversion operation is completed, the number is in the proper form for use as an operand in signed binary arithmetic. For example, assume:

Storage locations 7608-760F contain a decimal number in the packed format: 00 00 00 00 00 25 59 4C (+25,594).

The contents of register 7 are not significant.

Register 13 contains 00 00 76 00.

The format of the conversion instruction is:

Machine Format

Op Code	R1	Х2	В2	D2
4F	7	0	D	008

Assembler Format

Op Code R1, D2 (X2, B2)

CVB 7,8(0,13)

After the instruction is executed, register 7 contains 00 00 63 FA.

CONVERT TO DECIMAL (CVD)

The CONVERT TO DECIMAL instruction is the opposite of the CONVERT TO BINARY instruction. CVD converts a signed binary integer in a register to packed decimal and stores the eightbyte result. For example, assume:

Register 1 contains the signed binary integer: 00 00 0F 0F.

Register 13 contains 00 00 76 00.

The format of the instruction is:

Machine Format Op Code Χ2 Вz D₂ R1 1 4E 0 800 D

Assembler Format Op Code $R_1,D_2(X_2,B_2)$ CVD 1,8(0,13)

After the instruction is executed, storage locations 7608-760F contain 00 00 00 00 00 03 85 5C (+3855).

The plus sign generated is the preferred plus sign, 11002.

DIVIDE (D, DR)

The DIVIDE instruction divides the dividend in an even-odd register pair by the divisor in a register or in storage. Since the instruction assumes the dividend to be 64 bits long, it is important first to extend a 32-bit dividend on the left with bits equal to the sign bit. For example, assume that:

Storage locations 3550-3553 contain 00 00 08 $DE = 2270_{10}$ (the dividend).

Storage locations 3554-3557 contain 00 00 00 $32 = 50_{10}$ (the divisor).

The initial contents of registers 6 and 7 are not significant.

Register 8 contains 00 00 35 50.

The following assembler-language statements load the registers properly and perform the divide operation:

Statement		Comments
L	6,0(0,8)	Places 00 00 08 DE into reg- ister 6.
SRDA	6,32(0)	Shifts 00 00 08 DE into reg- ister 7. Register 6 is filled with zeros (sign bits).
D	6,4(0,8)	Performs the division.

The machine format of the above DIVIDE instruction is:

N	Machine Format								
	0р	Code	R1	X2	B2	D2			
1				I					
		5D	6	0	8	004			

After the instructions listed above are executed:

Register 6 contains 00 00 00 14 = 2010 = the remainder.

Register 7 contains 00 00 00 2D = 4510 = the auotient.

Note that if the dividend had not been first placed in register 6 and shifted into register 7, register 6 might not have been filled with the proper dividend-sign bits (zeros in this example), and the DIVIDE instruction might not have given the expected results.


EXCLUSIVE OR (X, XC, XI, XR)

When the Boolean operator EXCLUSIVE OR is applied to two bits, the result is one when either, but not both, of the two bits is one; otherwise, the result is zero. When two bytes are EXCLUSIVE ORed, each pair of bits is handled separately; there is no connection from one bit position to The following is an example of the another. EXCLUSIVE OR of two bytes:

First-operand byte: 0011 01012 Second-operand byte: 0101 11002 0110 10012 Result byte:

XC Example

The EXCLUSIVE OR (XC) instruction can be used to exchange the contents of two areas in storage without the use of an intermediate storage area. For example, assume two three-byte fields in storage:



Execution of the instruction (assume that register 7 contains 00 00 03 58):

Machine Format

()p Code	L	В1	Dı	B2	D2
	D7	02	7	001	7	008

Assembler Format

Op Code D1(L,B1),D2(B2)

XC 1(3,7),8(7)

Field 1 is EXCLUSIVE ORed with field 2 as follows:

Field 1: 00000000 00010111 100100002 = 00 17 9016 Field 2: 00000000 00010100 000000012 = 00 14 0116

Result: $00000000 \ 00000011 \ 100100012 = 00 \ 03 \ 9116$

The result replaces the former contents of field 1. Condition code 1 is set to indicate a nonzero result.

Now, execution of the instruction:

Machine Format

Op Code	L	В1	Dı	В2	D2
D7	02	7	008	7	001

Assembler Format

Op Code D1(L,B1),D2(B2)

XC8(3,7),1(7)

produces the following result:

Field 1: 00000000 00000011 100100012 = 00 03 9116 Field 2: $00000000 \ 00010100 \ 000000012 = 00 \ 14 \ 0116$

 $00000000 \ 00010111 \ 100100002 = 00 \ 17 \ 9016$ Result:

The result of this operation replaces the former contents of field 2. Field 2 now contains the original value of field 1. Condition code 1 is set to indicate a nonzero result.

Lastly, execution of the instruction:

Machine Format

Op Code	L	В1	Dı	B2	D2
D7	02	7	001	7	008

Assembler Format

Op Code D1(L,B1),D2(B2)

XC1(3,7),8(7)

produces the following result:

Field 1: 00000000 00000011 100100012 = 00 03 9116 $00000000 \ 00010111 \ 100100002 = 00 \ 17 \ 9016$ Field 2:

Result: $00000000 \ 00010100 \ 000000012 = 00 \ 14 \ 0116$

The result of this operation replaces the former contents of field 1. Field 1 now contains the original value of field 2. Condition code 1 is set to indicate a nonzero result.

XI Example

A frequent use of the EXCLUSIVE OR (XI) instruction is to invert a bit (change a zero bit to a one or a one bit to a zero). For example, assume that storage location 8082 contains 0110 10012. To invert the leftmost and rightmost bits without affecting any of the other bits, the following instruction can be used (assume that register 9 contains 00 00 80 80):

Machine Format

0p	Code	Ι2	В1	D1	
	97	81	9	002	

Assembler Format

Op Code D1(B1), I2

2(9),X'81' XΙ

When the instruction is executed, the byte in storage is EXCLUSIVE ORed with the immediate byte (the I2 field of the instruction):

0110 10012 Location 8082: Immediate byte: 1000 00012

1110 10002 Result:

The resulting byte is stored back in location 8082. Condition code 1 is set to indicate a nonzero result.

Notes:

- 1. With the XC instruction, fields up to 256 bytes in length can be exchanged.
- 2. With the XR instruction, the contents of two registers can be exchanged.
- 3. Because the X instruction operates storage to

register only, an exchange cannot be made solely by the use of X.

- 4. A field EXCLUSIVE ORed with itself is cleared to zeros.
- 5. For additional examples of the use of EXCLU-SIVE OR, see "Hexadecimal-Floating-Point-Number Conversion" on page A-42.

EXECUTE (EX)

The EXECUTE instruction causes one target instruction in main storage to be executed out of sequence without actually branching to the target instruction. Unless the R1 field of the EXECUTE instruction is zero, bits 8-15 of the target instruction are ORed with bits 24-31 of the R1 register before the target instruction is executed. Thus, EXECUTE may be used to supply the length field for an SS instruction without modifying the SS instruction in storage. For example, assume that a MOVE (MVC) instruction is the target that is located at address 3820, with a format as follows:

Machine Format

Op Code	L	В1	Dı	B2	D2
D2	00	С	003	D	000

Assembler Format

Op Code D1(L,B1),D2(B2)

MVC
$$3(1,12),0(13)$$

where register 12 contains 00 00 89 13 and register 13 contains 00 00 90 A0.

Further assume that at storage address 5000, the following EXECUTE instruction is located:

Machine Format

Assembler Format

Op Code R1, D2 (X2, B2)

EX
$$1,0(0,10)$$

where register 10 contains 00 00 38 20 and register 1 contains 00 0F F0 03.

When the instruction at 5000 is executed, the rightmost byte of register 1 is ORed with the second byte of the target instruction:

Instruction byte: $0000 \ 00002 = 00$ Register byte: $0000 \ 00112 = 03$ Result: $0000 \ 00112 = 03$

causing the instruction at 3820 to be executed as if it originally were:

Machine Format

Op Code	L	В1	Dı	B2	D2
D2	03	С	003	D	000

Assembler Format

MVC
$$3(4,12),0(13)$$

However, after execution:

Register 1 is unchanged.

The instruction at 3820 is unchanged.

The contents of the four bytes starting at location 90A0 have been moved to the four bytes starting at location 8916.

The CPU next executes the instruction at address 5004 (PSW bits 40-63 contain 00 50 04).

INSERT CHARACTERS UNDER MASK (ICM)

The INSERT CHARACTERS UNDER MASK (ICM) instruction may be used to replace all or selected bytes in a general register with bytes from storage and to set the condition code to indicate the value of the inserted field.

For example, if it is desired to insert a three-byte address from FIELDA into register 5 and leave the leftmost byte of the register unchanged, assume:

Machine Format

Op C	ode	R1	Мз		Sz	2	
В	3F	5	7	*	*	*	*

Assembler Format Op Code R1, M3, S2

ICM 5,B'0111',FIELDA

FE DC BA FIELDA: Register 5 (before): 12 34 56 78 Register 5 (after): 12 FE DC BA

Condition code (after): 1 (leftmost bit of inserted field is one)

As another example:

Machine Format

Op Code	R1	Мз	S2
BF	6	9	* * * *

Assembler Format Op Code R1, M3, S2

ICM 6,B'1001',FIELDB

FIELDB: 12 34 Register 6 (before): 00 00 00 00 Register 6 (after): 12 00 00 34

Condition code (after): 2 (inserted field is nonzero with leftmost zero bit)

When the mask field contains 1111, the ICM instruction produces the same result as LOAD (L) (provided that the indexing capability of the RX format is not needed), except that ICM also sets the condition code. The condition-code setting is useful when an all-zero field (condition code 0) or a leftmost one bit (condition code 1) is used as a flag.

LOAD (L, LR)

The LOAD instruction takes four bytes from storage or from a general register and place them unchanged into a general register. For example, assume that the four bytes starting with location 21003 are to be loaded into register 10. Initially:

Register 5 contains 00 02 00 00.

Register 6 contains 00 00 10 03.

The contents of register 10 are not significant.

Storage locations 21003-21006 contain 00 00 AB CD.

To load register 10, the RX form of the instruction can be used:

Machine Format

Op Code	Rı	Х2	B2	D2
58	А	5	6	000

Assembler Format

After the instruction is executed, register 10 contains 00 00 AB CD.

LOAD ADDRESS (LA)

The LOAD ADDRESS instruction provides a convenient way to place a nonnegative binary integer up to 409510 in a register without first defining a constant and then using it as an operand. For example, the following instruction places the number 2048₁₀ in register 1:

Machine Format

Op Code	Rı	Х2	B2	D2
41	1	0	0	800

Assembler Format

The LOAD ADDRESS instruction can also be used to increment a register by an amount up to 409510 specified in the D2 field. Depending on the addressing mode, only the rightmost 24 or 31 bits of the sum are retained, however. The leftmost bits of the 32-bit result are set to zeros. For example, assume that register 5 contains 00 12 34 56.

The instruction:

Machine Format

Op Co	ode R	1 X	(2 E	32	D2
41	L	5	0	5	00A

Assembler Format

Op Code R1, D2 (X2, B2)

5,10(0,5)LA

adds 10 (decimal) to the contents of register 5 as follows:

Register 5 (old): 00 12 34 56 D₂ field: 00 00 0A

Register 5 (new): 00 12 34 60

The register may be specified as either B₂ or X₂. Thus, the instruction LA 5,10(5,0) produces the same result.

As the most general example, the instruction LA 6,10(5,4) forms the sum of three values: the contents of register 4, the contents of register 5, and a displacement of 10 and places the 24-bit or 31-bit sum with zeros appended on the left in register 6.

LOAD HALFWORD (LH)

The LOAD HALFWORD instruction places unchanged a halfword from storage into the right half of a register. The left half of the register is loaded with zeros or ones according to the sign (leftmost bit) of the halfword.

For example, assume that the two bytes in storage locations 1803-1804 are to be loaded into register 6. Also assume:

The contents of register 6 are not significant.

Register 14 contains 00 00 18 03.

Locations 1803-1804 contain 00 20.

The instruction required to load the register is:

Machine Format

0р	Code	R1	Х2	B2	D2
	48	6	0	E	000

Assembler Format


Op Code R1, D2 (X2, B2)

LH 6,0(0,14) After the instruction is executed, register 6 contains 00 00 00 20. If locations 1803-1804 had contained a negative number, for example, A7 B6, a minus sign would have been propagated to the left, giving FF FF A7 B6 as the final result in register 6.

MOVE (MVC, MVI)

MVC Example

The MOVE (MVC) instruction can be used to move data from one storage location to another. For example, assume that the following two fields are in storage:



Also assume:

Register 1 contains 00 00 20 48.

Register 2 contains 00 00 38 40.

With the following instruction, the first eight bytes of field 2 replace the first eight bytes of field 1:


Machine Format

0р	Code	L	В1	Dı	B2	D2
	D2	07	1	000	2	000

Assembler Format

MVC
$$0(8,1),0(2)$$

After the instruction is executed, field 1 becomes:



Field 2 is unchanged.

MVC can also be used to propagate a byte through a field by starting the first-operand field one byte location to the right of the secondoperand field. For example, suppose that an area in storage starting with address 358 contains the following data:

;	358							3	360
	00	F1	F2	F3	F4	F5	F6	F7	F8

With the following MVC instruction, the zeros in location 358 can be propagated throughout the entire field (assume that register 11 contains 00 00 03 58):

Machine Format

Op Code	L	В1	Dı	B2	D2
D2	07	В	001	В	000

Assembler Format

Op Code D1(L,B1),D2(B2)

MVC 1(8,11),0(11)

Because MVC is executed as if one byte were processed at a time, the above instruction, in effect, takes the byte at address 358 and stores it at 359 (359 now contains 00), takes the byte at 359 and stores it at 35A, and so on, until the entire field is filled with zeros. Note that an MVI instruction could have been used originally to place the byte of zeros in location 358.

Notes:

- Although the field occupying locations 358-360 contains nine bytes, the length coded in the assembler format is equal to the number of moves (one less than the field length).
- 2. The order of operands is important even though only one field is involved.

MVI Example

The MOVE (MVI) instruction places one byte of information from the instruction stream into storage. For example, the instruction:

Machine Format

Assembler Format Op Code D1(B1), I2


op code D1(b1),12

MVI
$$0(1),C'$$
\$'

may be used, in conjunction with the instruction EDIT AND MARK, to insert the EBCDIC code for a dollar symbol at the storage address contained in general register 1 (see also the example for EDIT AND MARK).

MOVE INVERSE (MVCIN)

The MOVE INVERSE (MVCIN) instruction can be used to move data from one storage location to another while reversing the order of the bytes within the field. For example, assume that the following two fields are in storage:



Also assume:

Register 1 contains 00 00 20 48.

Register 2 contains 00 00 38 40.

With the following instruction, the first eight bytes of field 2 replace the first eight bytes of field 1:

Machine Format


Op Code	L	В1	Dı	B2	D2
E8	07	1	000	2	007

Assembler Format

Op Code D1(L,B1),D2(B2)

MVCIN 0(8,1),7(2)

After the instruction is executed, field 1 becomes:



Field 2 is unchanged.

Note: This example uses the same general registers, storage locations, and original values as the first example for MVC. For MVCIN, the second-operand address must designate the rightmost byte of the field to be moved, in this case location 3847. This is accomplished by means of the 7 in the D₂ field of the instruction.

MOVE LONG (MVCL)

The MOVE LONG (MVCL) instruction can be used for moving data in storage as in the first example of the MVC instruction, provided that the two operands do not overlap. MVCL differs from MVC in that the address and length of each operand are specified in an even-odd pair of general registers. Consequently, MVCL can be used to move more than 256 bytes of data with one instruction. As an example, assume:

Register 2 contains 00 0A 00 00.

Register 3 contains 00 00 08 00.

Register 8 contains 00 06 00 00.

Register 9 contains 00 00 08 00.

Execution of the instruction:

Assembler Format Op Code R1, R2 MVCL 8,2

moves 2,048₁₀ bytes from locations A0000-A07FF to locations 60000-607FF. Assuming that the CPU is in the 24-bit addressing mode, bits 8-31 of registers 2 and 8 are incremented by 80016, and bits 0-7 of registers 2 and 8 are set to zeros. Bits 8-31 of registers 3 and 9 are decremented to zero. Condition code 0 is set to indicate that the operand lengths are equal.

If register 3 had contained F0 00 04 00, only the 1,024₁₀ bytes from locations A0000-A03FF would have been moved to locations 60000-603FF. The remaining locations 60400-607FF of the first operand would have been filled with 1,024 copies of the padding byte X'F0', as specified by the leftmost byte of register 3. Bits 8-31 of register 2 would have been incremented by 40016, bits 8-31 of register 8 would have been incremented by 800₁₆, and bits 0-7 of registers 2 and 8 would have been set to zeros. Bits 8-31 of registers 3 and 9 would still have been decremented to zero.

Condition code 2 would have been set to indicate that the first operand was longer than the second.

The technique for setting a field to zeros that is illustrated in the second example of MVC cannot be used with MVCL. If the registers were set up to attempt such an operation with MVCL, no data movement would take place and condition code 3 would indicate destructive overlap.

Instead, MVCL may be used to clear a storage area to zeros as follows. Assume register 8 and 9 are set up as before. Register 3 contains only zeros, specifying zero length for the second operand and a zero padding byte. Register 2 is not used to access storage, and its contents are not significant. Executing the instruction MVCL 8,2 causes locations 60000-607FF to be filled with zeros. Bits 8-31 of register 8 are incremented by 800₁₆, and bits 0-7 of registers 2 and 8 are set to zeros. Bits 8-31 of register 9 are decremented to zero, and condition code 2 is set to indicate that the first operand is longer than the second.

MOVE NUMERICS (MVN)

Two related instructions, MOVE NUMERICS and MOVE ZONES, may be used with decimal data in the zoned format to operate separately on the rightmost four bits (the numeric bits) and the leftmost four bits (the zone bits) of each byte. Both are similar to MOVE (MVC), except that MOVE NUMERICS moves only the numeric bits and MOVE ZONES moves only the zone bits.

To illustrate the operation of the MOVE NUMERICS instruction, assume that the following two fields are in storage:

Also assume:

Register 14 contains 00 00 70 90.

Register 15 contains 00 00 70 40.

After the instruction:

Machine Format

0р	Code	L	В1	Dı	B2	D2
	D1	03	F	001	Е	000

Assembler Format

Op Code
$$D_1(L,B_1),D_2(B_2)$$

MVN $1(4,15),0(14)$

is executed, field B becomes:

7041 7046

F6 F7	F8	F9	F4	F5
-------	----	----	----	----

The numeric bits of the bytes at locations 7090-7093 have been stored in the numeric bits of the bytes at locations 7041-7044. The contents of locations 7090-7093 and 7045-7046 unchanged.

MOVE STRING (MVST)

The MOVE STRING instruction is used to move a second operand designated by general register R2 to a first-operand location designated by general register R₁. The movement is made left to right until an ending character specified in general register 0 has been moved or a CPU-determined number of bytes have been moved. The condition code is set to 1 if the ending character was moved or to 3 if a CPU-determined number of bytes were moved.

When condition code 1 is set, the address of the ending character in the first operand is placed in general register R1, and the contents of general register R2 remain unchanged. When condition code 3 is set, the address of the next byte to be processed in the first and second operands is placed in general registers R1 and R2, respectively.

Following is an example program that sets string A equal to the concatenation of string B followed by string C, where the length of each of strings B and C is unknown, and the end of each of strings B and C is indicated by an ending character of 00 hex (as in the C programming language). The program is not written for execution in the accessregister mode.

MOVE WITH OFFSET (MVO)

MOVE WITH OFFSET may be used to shift a packed-decimal number an odd number of digit positions or to concatenate a sign to an unsigned packed-decimal number.

Assume that the three-byte unsigned packeddecimal number in storage locations 4500-4502 is to be moved to locations 5600-5603 and given the sign of the packed-decimal number ending at location 5603. Also assume:

Register 12 contains 00 00 56 00.

Register 15 contains 00 00 45 00.

Storage locations 5600-5603 contain 77 88 99 0C.

Storage locations 4500-4502 contain 12 34

After the instruction:

Machine Format

Op Code	Lı	L2	В1	Dı	B2	D2
F1	3	2	С	000	F	000

Assembler Format

is executed, the storage locations 5600-5603 contain 01 23 45 6C. Note that the second operand is extended on the left with one zero to fill out the first-operand field.

MOVE ZONES (MVZ)

The MOVE ZONES instruction can operate on overlapping or nonoverlapping fields, as can the instructions MOVE (MVC) and MOVE NUMERICS. When operating on nonoverlapping fields, MOVE ZONES works like the MOVE NUMERICS instruction (see its example), except that MOVE ZONES moves only the zone bits of each byte. To illustrate the use of MOVE ZONES with overlapping fields, assume that the following data field is in storage:

8	300				8	305	
	F1	C2	F3	C4	F5	C6	

Also assume that register 15 contains 00 00 08 00. The instruction:

Machine Format Op Code Вı Dı D2 L B2 D3 04 001 000

propagates the zone bits from the byte at address 800 through the entire field, so that the field becomes:

MULTIPLY (M, MR)

Assume that a number in register 5 is to be multiplied by the contents of a four-byte field at address 3750. Initially:

The contents of register 4 are not significant.

Register 5 contains 00 00 00 9A = 15410 = the multiplicand.

Register 11 contains 00 00 06 00.

Register 12 contains 00 00 30 00.

Storage locations 3750-3753 contain 00 00 00 $83 = 131_{10} =$ the multiplier.

The instruction required for performing the multiplication is:

Machine Format Op Code Rı Χz B2 D2 150 5C В

Assembler Format

$$0p \ \text{Code} \quad R_1, D_2(X_2, B_2)$$

$$M \qquad 4, X'150'(11, 12)$$

After the instruction is executed, the product is in the register pair 4 and 5:

Register 4 contains 00 00 00 00.

Register 5 contains 00 00 4E CE = 20,17410.

Storage locations 3750-3753 are unchanged.

The RR format of the instruction can be used to square the number in a register. Assume that register 7 contains 00 01 00 05. The contents of register 6 are not significant. The instruction:

$$\frac{\text{Assembler Format}}{\text{Op Code}} \\ \frac{\text{R1,R2}}{\text{MR}} \\ \\ 6,7$$

multiplies the number in register 7 by itself and places the result in the pair of registers 6 and 7:

Register 6 contains 00 00 00 01.

Register 7 contains 00 0A 00 19.

MULTIPLY HALFWORD (MH)

The MULTIPLY HALFWORD instruction is used to multiply the contents of a register by a two-byte field in storage. For example, assume that:

Register 11 contains 00 00 00 15 =2110 = the multiplicand.

Register 14 contains 00 00 01 00.

Register 15 contains 00 00 20 00.

Storage locations 2102-2103 contain FF D9 = -39_{10} = the multiplier.

The instruction:

Machine Format

0p (Code	Rı	Х2	B2	D2
4	4C	В	Е	F	002

Assembler Format

Op Code R1, D2(X2, B2)

MH 11,2(14,15)

multiplies the two numbers. The product, FF FF FC CD = -819_{10} , replaces the original contents of register 11.

Only the rightmost 32 bits of a product are stored in a register; any significant bits on the left are lost. No program interruption occurs on overflow.

OR (O, OC, OI, OR)

When the Boolean operator OR is applied to two bits, the result is one when either bit is one; otherwise, the result is zero. When two bytes are ORed, each pair of bits is handled separately; there is no connection from one bit position to another. The following is an example of ORing two bytes:

First-operand byte: 0011 01012 Second-operand byte: 0101 11002

Result byte: 0111 11012

OI Example

A frequent use of the OR instruction is to set a particular bit to one. For example, assume that storage location 4891 contains 0100 00102. To set the rightmost bit of this byte to one without affecting the other bits, the following instruction can be used (assume that register 8 contains 00 00 48 90):

Machine Format

0p	Code	I 2	В1	D1
	96	01	8	001

When this instruction is executed, the byte in storage is ORed with the immediate byte (the I₂ field of the instruction):

Location 4891: 0100 00102 Immediate byte: 0000 00012 Result: 0100 00112

The resulting byte with bit 7 set to one is stored back in location 4891. Condition code 1 is set.

PACK (PACK)

Assume that storage locations 1000-1003 contain the following zoned-decimal number that is to be converted to a packed-decimal number and left in the same location:

Also assume that register 12 contains 00 00 10 00. After the instruction:

Machine Format

Op Code	Lı	L2	В1	Dı	B2	D2
F2	3	3	С	000	С	000

Assembler Format

Op Code D1(L1,B1),D2(L2,B2)

PACK 0(4,12),0(4,12)

is executed, the result in locations 1000-1003 is in the packed-decimal format:

 $\begin{array}{c|c} & 1000 & 1003 \\ \hline \text{Packed number} & \boxed{00 01 23 4C} \end{array}$

Notes:

- This example illustrates the operation of PACK when the first- and second-operand fields overlap completely.
- 2. During the operation, the second operand was extended on the left with zeros.

SEARCH STRING (SRST)

The SEARCH STRING instruction is used to search a second operand designated by general register R₂ for a character specified in general register 0. The length of the second operand is known -- the address of the first byte after the second operand is in general register R1.

When the specified character is found, condition code 1 is set, the address of the character is placed in general register R₁, and the contents of general register R2 remain unchanged. When the address of the next second-operand byte to be examined equals the address in general register R₁, condition code 2 is set, and the contents of general register R1 and R2 remain unchanged. When a CPU-determined number of secondoperand bytes have been examined, condition code 3 is set, the address of the next byte to be processed in the second operand is placed in general register R2, and the contents of general register R₁ remain unchanged.

SRST Example 1

Following is an example program that determines the end of string A, as indicated by an ending character equal to 00 hex (as in the C programming language), and then determines the address of the first character equal to C1 hex in the string. The program is based on the assumption that the second operand does not begin at location 0 or wrap around in storage, and, therefore, condition code 2 will not be set by the first SEARCH STRING instruction because of the address in general register 0. The program is not written for execution in the access-register mode.

```
L
                5,STRAADR
         SR
                0,0
L00P1
         SRST
               0,5
         BC
                1.L00P1
         L
                5,STRAADR
         LR
                4,0
         LA
                0,X'C1'
L00P2
         SRST
               4,5
                1,L00P2
         BC
         BC
                2,NOTFND
FOUND
         [Any instruction]
NOTFND
         [Any instruction]
```

SRST Example 2

Following is an example program that determines the address of the first character equal to C1 hex in the string A whose length is known. program is not written for execution in the accessregister mode.

```
5,STRAADR
         L
                4,STRALEN
         AR
                4,5
         LA
                0,X'C1'
L00P1
         SRST
                4,5
                1,L00P1
         BC
         BC.
                2,NOTFND
FOUND
         [Any instruction]
NOTFND
         [Any instruction]
```

In this example, the value in STRALEN may be a length that either does or does not include an ending character at the end of the string, provided that the ending character is not the character for which the search is made.

SHIFT LEFT DOUBLE (SLDA)

The SHIFT LEFT DOUBLE instruction shifts the 63 numeric bits of an even-odd register pair to the left, leaving the sign bit unchanged. Thus, the instruction performs an algebraic left shift of a 64-bit signed binary integer.

For example, if the contents of registers 2 and 3 are:

```
00 7F 0A 72
              FE DC BA 98 =
00000000 01111111 00001010 01110010
11111110 11011100 10111010 100110002
```

The instruction:

Machine Format Op Code R₁ B₂ D2 8F 2 //// 0 01F

```
Assembler Format
Op Code R1, D2 (B2)
SLDA
         2,31(0)
```

results in registers 2 and 3 both being left-shifted 31 bit positions, so that their new contents are:

```
7F 6E 5D 4C
               00 \ 00 \ 00 \ 00 =
01111111 01101110 01011101 01001100
00000000 00000000 00000000 000000002
```

Because significant bits are shifted out of bit position 1 of register 2, overflow is indicated by setting condition code 3, and, if the fixed-point-overflow mask bit in the PSW is one, a fixed-point-overflow program interruption occurs.

SHIFT LEFT SINGLE (SLA)

The SHIFT LEFT SINGLE instruction is similar to SHIFT LEFT DOUBLE, except that it shifts only the 31 numeric bits of a single register. Therefore, this instruction performs an algebraic left shift of a 32-bit signed binary integer.

For example, if the contents of register 2 are: 00 7F 0A 72 = 00000000 01111111 00001010 011100102

The instruction:

Machine Format

Op Code	R1		B2	D2
8B	2	////	0	008

Assembler Format Op Code R1, D2 (B2)

results in register 2 being shifted left eight bit positions so that its new contents are:

Condition code 2 is set to indicate that the result is greater than zero.

If a left shift of nine places had been specified, a significant bit would have been shifted out of bit position 1. Condition code 3 would have been set to indicate this overflow and, if the fixed-pointoverflow mask bit in the PSW were one, a fixedpoint overflow interruption would have occurred.

STORE CHARACTERS UNDER MASK (STCM)

STORE CHARACTERS UNDER MASK (STCM) may be used to place selected bytes from a register into storage. For example, if it is desired to store a three-byte address from general register 8 into location FIELD3, assume:

Machine Format

Op Code	Rı	Мз	S2
BE	8	7	* * * *

Register Format

Op Code R1, M3, S2

STCM 8,B'0111',FIELD3

Register 8: 12 34 56 78 FIELD3 (before): not significant

FIELD3 (after): 34 56 78

As another example:

Machine Format

Op Code	e Rı	Мз	S2	
BE	9	5	* * * *	

Register Format

Op Code R1, M3, S2

STCM 9,B'0101',FIELD2

01 23 45 67 Register 9: FIELD2 (before): not significant

FIELD2 (after): 23 67

STORE MULTIPLE (STM)

Assume that the contents of general registers 14, 15. 0. and 1 are to be stored in consecutive fourbyte fields starting with location 4050 and that:

Register 14 contains 00 00 25 63.

Register 15 contains 00 01 27 36.

Register 0 contains 12 43 00 62.

Register 1 contains 73 26 12 57.

Register 6 contains 00 00 40 00.

The initial contents of locations 4050-405F are not significant.

The STORE MULTIPLE instruction allows the use of just one instruction to store the contents of the four registers:

Machine Format

Op Code	R ₁	Rз	B2	D2
90	E	1	6	050

After the instruction is executed:

Locations 4050-4053 contain 00 00 25 63.

Locations 4054-4057 contain 00 01 27 36.

Locations 4058-405B contain 12 43 00 62.

Locations 405C-405F contain 73 26 12 57.

TEST UNDER MASK (TM)

The TEST UNDER MASK instruction examines selected bits of a byte and sets the condition code accordingly. For example, assume that:

Storage location 9999 contains FB.

Register 7 contains 00 00 99 90.

Assume the instruction to be:

Machine Format

Assembler Format Op Code D1(B1), I2

> 9(7),B'11000011' TM

The instruction tests only those bits of the byte in storage for which the mask bits are ones:

= 1111 10112 Mask = 1100 00112

Test = 11xx xx112

Condition code 3 is set: all selected bits in the test result are ones. (The bits marked "x" are ignored.)

If location 9999 had contained B9, the test would have been:

= 1011 10012

 $Mask = 1100 0011_2$

Test = 10xx xx012

Condition code 1 is set: the selected bits are both zeros and ones.

If location 9999 had contained 3C, the test would have been:

= 0011 11002 3C Mask = 1100 00112

Test = 00xx xx002

Condition code 0 is set: all selected bits are zeros.

Note: Storage location 9999 remains unchanged.

TRANSLATE (TR)

The TRANSLATE instruction can be used to translate data from any character code to any other desired code, provided that each character code consists of eight bits or fewer. An appropriate translation table is required in storage.

In the following example, EBCDIC code is translated to ASCII code. The first step is to create a 256-byte table in storage locations 1000-10FF. This table contains the characters of the ASCII code in the sequence of the binary representation of the EBCDIC code; that is, the ASCII representation of a character is placed in storage at the starting address of the table plus the binary value of the EBCDIC representation of the same character.

For simplicity, the example shows only the part of the table containing the decimal digits:

10F0 10F9

30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39

Assume that the four-byte field at storage location 2100 contains the EBCDIC code for the digits 1984:

Locations 2100-2103 contain F1 F9 F8 F4.

Register 12 contains 00 00 21 00.

Register 15 contains 00 00 10 00.

As the instruction:

Machine Format

Вı Op Code L Dı B2 D2 DC 03 000 000

Assembler Format Op Code D1(L,B1),D2(B2) 0(4,12),0(15) TR

is executed, the binary value of each EBCDIC byte is added to the starting address of the table, and the resulting address is used to fetch an ASCII byte:

	starting address: EBCDIC byte:	1000 F1
Addres	ss of ASCII byte:	10F1

After execution of the instruction:

Locations 2100-2103 contain 31 39 38 34.

Thus, the ASCII code for the digits 1984 has replaced the EBCDIC code in the four-byte field at storage location 2100.

TRANSLATE AND TEST (TRT)

The TRANSLATE AND TEST instruction can be used to scan a data field for characters with a special meaning. To indicate which characters have a special meaning, a table similar to the one used for the TRANSLATE instruction is set up, except that zeros in the table indicate characters without any special meaning and nonzero values indicate characters with a special meaning.

Figure A-4 has been set up to distinguish alphameric characters (A to Z and 0 to 9) from blanks, certain special symbols, and all other characters which are considered invalid. EBCDIC coding is assumed. The 256-byte table is assumed stored at locations 2000-20FF.

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F
200_	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40
201_	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40
202_	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40
203_	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40
204_	04	40	40	40	40	40	40	40	40	40	40	80	40	0C	10	40
205_	14	40	40	40	40	40	40	40	40	40	40	18	1C	20	40	40
206_	24	28	40	40	40	40	40	40	40	40	40	2C	40	40	40	40
207_	40	40	40	40	40	40	40	40	40	40	40	30	34	38	3C	40
208_	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40
209_	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40
20A_	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40
20B_	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40
20C_	40	00	00	00	00	00	00	00	00	00	40	40	40	40	40	40
20D_	40	00	00	00	00	00	00	00	00	00	40	40	40	40	40	40
20E_	40	40	00	00	00	00	00	00	00	00	40	40	40	40	40	40
20F_	00	00	00	00	00	00	00	00	00	00	40	40	40	40	40	40

Note: If the character codes in the statement being translated occupy a range smaller than 00 through FF16, a table of fewer than 256 bytes can be used.

Figure A-4. Translate and Test Table

The table entries for the alphameric characters in EBCDIC are 00; thus, the letter A (code C1) corresponds to byte location 20C1, which contains 00.

The 15 special symbols have nonzero entries from 04₁₆ to 3C₁₆ in increments of 4. Thus, the blank (code 40) has the entry 04₁₆, the period (code 4B) has the entry 0816, and so on.

All other table positions have the entry 4016 to indicate an invalid character.

The table entries are chosen so that they may be used to select one of a list of 16 words containing addresses of different routines to be entered for each special symbol or invalid character encountered during the scan.

Assume that this list of 16 branch addresses is stored at locations 3004-3043.

Starting at storage location CA80, there is the following sequence of 2110 EBCDIC characters, where "b" stands for a blank.

Locations CA80-CA94: UNPKbPROUT(9),WORD(5)

Also assume:

Register 1 contains 00 00 CA 7F.

Register 2 contains 00 00 30 00.

Register 15 contains 00 00 20 00.

As the instruction:

Machine Format

Op Code	L	B1	D1	B2	D2
DD	14	1	001	F	000

Assembler Format

Op Code D1(L,B1),D2(B2)

TRT 1(21,1),0(15)

is executed, the value of the first source byte, the EBCDIC code for the letter U, is added to the starting address of the table to produce the address of the table entry to be examined:

2000
E4
20E4

Because zeros were placed in storage location 20E4, no special action occurs. The operation continues with the second and subsequent source bytes until it reaches the blank in location CA84. When this symbol is reached, its value is added to the starting address of the table, as usual:

Table starting address	2000
Source byte (blank)	40
Address of table entry	2040

Because location 2040 contains a nonzero value, the following actions occur:

The address of the source byte, 00CA84, is placed in the rightmost 24 bits of register 1.

The table entry, 04, is placed in the rightmost eight bits of register 2, which now contains 00 00 30 04.

Condition code 1 is set (scan not completed).

The TRANSLATE AND TEST instruction may be followed by instructions to branch to the routine at the address found at location 3004, which corresponds to the blank character encountered in the

scan. When this routine is completed, program control may return to the TRANSLATE AND TEST instruction to continue the scan, except that the length must first be adjusted for the characters already scanned.

For this purpose, the TRANSLATE AND TEST may be executed by the use of an EXECUTE instruction, which supplies the length specification from a general register. In this way, a complete statement scan can be performed with a single TRANSLATE AND TEST instruction used repeatedly by means of EXECUTE, and without modifying any instructions in storage. In the example, after the first execution of TRANSLATE AND TEST, register 1 contains the address of the last source byte translated. It is then a simple matter to subtract this address from the address of the last source byte (CA94) to produce a length specification. This length minus one is placed in the register that is referenced as the R₁ field of the EXECUTE instruction. (Note that the length code in the machine format is one less than the total number of bytes in the field.) The secondoperand address of the EXECUTE instruction points to the TRANSLATE AND TEST instruction, which is the same as illustrated above, except for the length (L) which is set to zero.

UNPACK (UNPK)

Assume that storage locations 2501-2502 contain a signed, packed-decimal number that is to be unpacked and placed in storage locations 1000-1004. Also assume:

Register 12 contains 00 00 10 00.

Register 13 contains 00 00 25 00.

Storage locations 2501-2502 contain 12 3D.

The initial contents of storage locations 1000-1004 are not significant.

After the instruction:

Machine Format Op Code Lı L2 Вı Dı В2 D2 F3 1 С 000 D 001

Assembler Format Op Code D1(L1,B1),D2(L2,B2) UNPK 0(5,12),1(2,13)

is executed, the storage locations 1000-1004 contain F0 F0 F1 F2 D3.

UPDATE TREE (UPT)

See "Sorting Instructions" on page A-51.

Decimal Instructions

(See Chapter 8, "Decimal Instructions" for a complete description of the decimal instructions.)

ADD DECIMAL (AP)

Assume that the signed, packed-decimal number at storage locations 500-503 is to be added to the signed, packed-decimal number at locations 2000-2002. Also assume:

Register 12 contains 00 00 20 00.

Register 13 contains 00 00 05 00.

Storage locations 2000-2002 contain 38 46 0D (a negative number).

Storage locations 500-503 contain 01 12 34 5C (a positive number).

After the instruction:

Machine Format

Op Code	L ₁	L2	В1	Dı	B2	D2
FA	2	3	С	000	D	000

Assembler Format

AP
$$0(3,12),0(4,13)$$

is executed, the storage locations 2000-2002 contain 73 88 5C; condition code 2 is set to indicate that the result is greater than zero. Note that:

- 1. Because the two numbers had different signs, they were in effect subtracted.
- 2. Although the second operand is longer than the first operand, no overflow interruption occurs because the result can be entirely contained within the first operand.

COMPARE DECIMAL (CP)

Assume that the signed, packed-decimal contents of storage locations 700-703 are to be algebraically compared with the signed, packed-decimal contents of locations 500-502. Also assume:

Register 12 contains 00 00 06 00.

Register 13 contains 00 00 03 00.

Storage locations 700-703 contain 17 25 35

Storage locations 500-502 contain 72 14 2D.

After the instruction:

Machine Format

Op Code	Lı	L2	В1	Dı	B2	D2
F9	3	2	С	100	D	200

Assembler Format

is executed, condition code 1 is set, indicating that the first operand (the contents of locations 700-703) is less than the second.

DIVIDE DECIMAL (DP)

Assume that the signed, packed-decimal number at storage locations 2000-2004 (the dividend) is to be divided by the signed, packed-decimal number at locations 3000-3001 (the divisor). assume:

Register 12 contains 00 00 20 00.

Register 13 contains 00 00 30 00.

Storage locations 2000-2004 contain 01 23 45 67 8C.

Storage locations 3000-3001 contain 32 1D.

After the instruction:

Machine Format

Op Code	L1	L2	В1	D1	В2	D2
FD	4	1	С	000	D	000

Assembler Format
Op Code
$$D_1(L_1,B_1),D_2(L_2,B_2)$$

 $DP 0(5,12),0(2,13)$

is executed, the dividend is entirely replaced by the signed quotient and remainder, as follows:

Notes:

- 1. Because the dividend and divisor have different signs, the quotient receives a negative sign.
- 2. The remainder receives the sign of the dividend and the length of the divisor.
- 3. If an attempt were made to divide the dividend by the one-byte field at location 3001, the quotient would be too long to fit within the four bytes allotted to it. A decimal-divide exception would exist, causing a program interruption.

EDIT (ED)

Before decimal data in the packed format can be used in a printed report, digits and signs must be converted to printable characters. punctuation marks, such as commas and decimal points, may have to be inserted in appropriate places. The highly flexible EDIT instruction performs these functions in a single instruction execution.

This example shows step-by-step one way that the EDIT instruction can be used. The field to be edited (the source) is four bytes long; it is edited against a pattern 13 bytes long. The following symbols are used:

Symbol	Meaning
b (Hexadecimal 40)	Blank character
((Hexadecimal 21)	Significance starter
d (Hexadecimal 20)	Digit selector

Assume that register 12 contains:


00 00 10 00

and that the source and pattern fields are:

Source 1203 1200 42 02 60 57

Pattern 100C 1000 C3 D9 40 20 20 6B | 20 |21| 20 |4B|20 20 40 d d

Execution of the instruction:



Assembler Format Op Code D1(L,B1),D2(B2) FD 0(13,12),X'200'(12)

alters the pattern field as follows:

Pattern	Digit	Significance Indicator (Before/ After)	Rule	Location 1000-100C
b d d d d d b C R	0 2 5 7 4 2 6+	off/off off/off off/on(2) on/on on/on on/on on/on on/on on/on on/off(3) off/off off/off	leave(1) fill digit leave digit digit digit digit digit leave digit fill fill fill	bdd,d(d.ddbCR bbd,d(d.ddbCR bb2,d(d.ddbCR same bb2,57d.ddbCR same bb2,574.ddbCR same bb2,574.2dbCR bb2,574.26bCR same bb2,574.26bbR bb2,574.26bbR

Notes:

- This character is the fill byte.
- First nonzero decimal source digit turns on significance indicator.
- Plus sign in the four rightmost bits of the byte turns off significance indicator.

Thus, after the instruction is executed, the pattern field contains the result as follows:

Pattern

1000)											1000)
40	40	F2	6B	F5	F7	F4	4B	F2	F6	40	40	40	
b	b	2	,	5	7	4		2	6	b	b	b	

This pattern field prints as:

2,574.26

The source field remains unchanged. Condition code 2 is set because the number was greater than zero.

If the number in the source field is changed to the negative number 00 00 02 6D and the original pattern is used, the edited result this time is:

Pattern

1000	9										1	1000)
40	40	40	40	40	40	F0	4B	F2	F6	40	С3	D9	
b	b	b	b	b	b	0		2	6	b	С	R	

This pattern field prints as:

0.26 CR

The significance starter forces the significance indicator to the on state and hence causes a leading zero and the decimal point to be preserved. Because the minus-sign code has no effect on the significance indicator, the characters CR are printed to show a negative (credit) amount.

Condition code 1 is set (number less than zero).

EDIT AND MARK (EDMK)

The EDIT AND MARK instruction may be used, in addition to the functions of EDIT, to insert a currency symbol, such as a dollar sign, at the appropriate position in the edited result. Assume the same source in storage locations 1200-1203, the same pattern in locations 1000-100C, and the same contents of general register 12 as for the EDIT instruction above. The previous contents of general register 1 (GR1) are not significant; a LOAD ADDRESS instruction is used to set up the first digit position that is forced to print if no significant digits occur to the left.

The instructions:

LA	1,6(0,12)	Load address of				
		forced significant				
		digit into GR1				
EDMK	0(13,12),X'200'(12)	Leave address of				
		first significant digit				
		in GR1				
BCTR	1,0	Subtract 1 from				
		address in GR1				
MVI	0(1),C'\$'	Store dollar sign at				
		address in GR1				

produce the following results for the two examples under EDIT:

Pattern


1000 1000)	
	40	5B	F2	6B	F5	F7	F4	4B	F2	F6	40	40	40	
	b	\$	2	,	5	7	4		2	6	b	b	b	

This pattern field prints as:

\$2,574.26

Condition code 2 is set to indicate that the number edited was greater than zero.

Pattern



This pattern field prints as:

\$0.26 CR

Condition code 1 is set because the number is less than zero.

MULTIPLY DECIMAL (MP)

Assume that the signed, packed-decimal number in storage locations 1202-1204 (the multiplicand) is to be multiplied by the signed, packed-decimal number in locations 500-501 (the multiplier).

The multiplicand must first be extended to have at least two bytes of leftmost zeros, corresponding to the multiplier length, so as to avoid a data exception during the multiplication. ZERO AND ADD can be used to move the multiplicand into a longer field. Assume:


Register 4 contains 00 00 12 00.

Register 6 contains 00 00 05 00.


Then execution of the instruction:

ZAP
$$X'100'(5,4),2(3,4)$$

sets up a new multiplicand in storage locations 1300-1304:



Now, after the instruction:




is executed, storage locations 1300-1304 contain the product: 01 23 45 66 0C.

SHIFT AND ROUND DECIMAL (SRP)

The SHIFT AND ROUND DECIMAL (SRP) instruction can be used for shifting decimal numbers in storage to the left or right. When a number is shifted right, rounding can also be done.

Decimal Left Shift

In this example, the contents of storage location FIELD1 are shifted three places to the left, effectively multiplying the contents of FIELD1 by 1000. FIELD1 is six bytes long. The following instruction performs the operation:




Assembler Format
$$0p Code S_1(L_1),S_2,I_3$$


$$SRP FIELD1(6),3,0$$

The second-operand address in this instruction specifies the shift amount (three places). rounding digit, I3, is not used in a left shift, but it must be a valid decimal digit. After execution, condition code 2 is set to show that the result is greater than zero.

Decimal Right Shift

In this example, the contents of storage location FIELD2 are shifted one place to the right, effectively dividing the contents of FIELD2 by 10 and discarding the remainder. FIELD2 is five bytes in length. The following instruction performs this operation:






FIELD 2 (before): 01 23 45 67 8C FIELD 2 (after): 00 12 34 56 7C In the SRP instruction, shifts to the right are specified in the second-operand address by negative shift values, which are represented as a six-bit value in two's complement form.

The six-bit two's complement of a number, n, can be specified as 64 - n. In this example, a right shift of one is represented as 64 - 1.

Condition code 2 is set.

Decimal Right Shift and Round

In this example, the contents of storage location FIELD3 are shifted three places to the right and rounded, in effect dividing by 1000 and rounding up. FIELD3 is four bytes in length.



Assembler Format Op Code S1(L1), S2, I3 FIELD3(4),64-3,5 SRP

FIELD 3 (before): 12 39 60 0D

FIELD 3 (after): 00 01 24 0D

The shift amount (three places) is specified in the D₂ field. The I₃ field specifies a rounding digit of 5. The rounding digit is added to the last digit shifted out (which is a 6), and the carry is propagated to the left. The sign is ignored during the addition.

Condition code 1 is set because the result is less than zero.

Multiplying by a Variable Power of 10

Since the shift value specified by the SRP instruction specifies both the direction and amount of the shift, the operation is equivalent to multiplying the decimal first operand by 10 raised to the power specified by the shift value.

If the shift value is to be variable, it may be specified by the B2 field instead of the displacement D2 of the SRP instruction. The general register designated by B2 should contain the shift value (power of 10) as a signed binary integer.

A fixed scale factor modifying the variable power of 10 may be specified by using both the B2 field (variable part in a general register) and the D2 field (fixed part in the displacement).

The SRP instruction uses only the rightmost six bits of the effective address D₂(B₂) and interprets them as a six-bit signed binary integer to control the left or right shift as in the preceding shift examples.

ZERO AND ADD (ZAP)

Assume that the signed, packed-decimal number at storage locations 4500-4502 is to be moved to locations 4000-4004 with four leading zeros in the result field. Also assume:

Register 9 contains 00 00 40 00.

Storage locations 4000-4004 contain 12 34 56 78 90.

Storage locations 4500-4502 contain 38 46

After the instruction:

Machine Format

Op Code	L1	L2	В1	Dı	B2	D2
F8	4	2	9	000	9	500

Assembler Format Op Code D1(L1,B1),D2(L2,B2) ZAP 0(5,9), X'500'(3,9)

is executed, the storage locations 4000-4004 contain 00 00 38 46 0D; condition code 1 is set to indicate a negative result without overflow.

Note that, because the first operand is not checked for valid sign and digit codes, it may contain any combination of hexadecimal digits before the operation.

Hexadecimal-Floating-Point Instructions

(See Chapter 9, "Floating-Point Overview and Support Instructions" for a complete description of the hexadecimal-floating-point instructions.)

In this section, the abbreviations FPR0, FPR2, FPR4, and FPR6 stand for floating-point registers 0, 2, 4, and 6 respectively.

ADD NORMALIZED (AD, ADR, AE, AER, AXR)

The ADD NORMALIZED instruction performs the addition of two HFP numbers and places the normalized result in a floating-point register. Neither of the two numbers to be added must necessarily be in normalized form before addition occurs. For example, assume that:

FPR6 contains the unnormalized number C3 $08\ 21\ 00\ 00\ 00\ 00\ 00 = -82.1_{16} = -130.06_{10}$ approximately.

Storage locations 2000-2007 contain the normalized number 41 12 34 56 00 00 00 00 = +1.2345616 = +1.1410 approximately.

Register 13 contains 00 00 20 00.

The instruction:

Machine Format

Op Code	K1	Х2	В2	D2
7A	6	0	D	000

Assembler Format Op Code R1, D2 (X2, B2)

> ΑE 6,0(0,13)

performs the short-precision addition of the two operands, as follows.

The characteristics of the two numbers (43 and 41) are compared. Since the number in storage has a characteristic that is smaller by 2, it is rightshifted two hexadecimal digit positions. guard digit is retained on the right. The fractions of the two numbers are then added algebraically:

		Fra	act	ion	GD1
FPR6	-43	80	21	00	
Shifted number from storage	+43	00	12	34	5
Intermediate sum	-43	08	0E	СВ	В
Left-shifted sum	-42	80	FC.	BB	

¹ Guard digit

Because the intermediate sum is unnormalized, it is left-shifted to form the normalized HFP number $-80.ECBB_{16} = -128.92_{10}$ approximately. bining the sign with the characteristic, the result is C2 80 EC BB, which replaces the left half of FPR6. The right half of FPR6 and the contents of storage locations 2000-2007 are unchanged. Condition code 1 is set to indicate a result less than zero.

If the long-precision instruction AD were used, the result in FPR6 would be C2 80 EC BA A0 00 00 00. Note that use of the long-precision instruction would avoid a loss of precision in this example.

ADD UNNORMALIZED (AU, AUR, AW, AWR)

The ADD UNNORMALIZED instruction operates the same as the ADD NORMALIZED instruction. except that the final result is not normalized. For example, using the the same operands as in the example for ADD NORMALIZED, when the shortprecision instruction:

Machine Format

Op Code	e Rı	Хz	B2	D2
7E	6	0	D	000

Assembler Format Op Code R1, D2 (X2, B2)

> 6,0(0,13) ΑU

is executed, the two numbers are added as follows:

	Fraction	GD1
FPR6	- 43 08 21 00	
Shifted number from storage	+43 00 12 34	5
Intermediate sum	-43 08 0E CB	В

¹ Guard digit

The guard digit participates in the addition but is discarded. The unnormalized sum replaces the left half of FPR6. Condition code 1 is set because the result is less than zero.

The truncated result in FPR6 (C3 08 0E CB 00 00 00 00) shows a loss of a significant digit when compared to the result of short-precision normalized addition.

COMPARE (CD, CDR, CE, CER)

Assume that FPR4 contains 43 00 00 00 00 00 00 00 (zero), and FPR6 contains 35 12 34 56 78 9A BC DE (a positive number). The contents of the two registers are to be compared using a longprecision COMPARE instruction.

Machine Format Op Code Rı R2 6

The number with the smaller characteristic, which is in register FPR6, is right-shifted 43 - 35 hex (67 - 53 decimal) or 14 digit positions, so that the two characteristics agree. The shifted number is 43 00 00 00 00 00 00, with a guard digit of one. Therefore, when the two numbers are compared, condition code 1 is set, indicating that operand 1 in FPR4 is less than operand 2 in FPR6.

If the example is changed to a second operand with a characteristic of 34 instead of 35, so that

FPR6 contains 34 12 34 56 78 9A BC DE, the operand is right-shifted 15 positions, leaving all fraction digits and the guard digit as zeros. Condition code 0 is set, indicating equality. example shows that two HFP numbers with different characteristics or fractions may compare equal if the numbers are unnormalized or zero.

As another example of comparing unnormalized HFP numbers, 41 00 12 34 56 78 9A BC compares equal to all numbers of the form 3F 12 34 56 78 9A BC 0X (X represents any hexadecimal digit). When the COMPARE instruction is executed, the two rightmost digits are shifted right two places, the 0 becomes the guard digit, and the X does not participate in the comparison.

However, when two normalized HFP numbers are compared, the relationship between numbers that compare equal is unique: each digit in one number must be the same as the corresponding digit in the other number.

DIVIDE (DD, DDR, DE, DER)

Assume that the first operand (the dividend) is in FPR2 and the second operand (the divisor) in FPR0. If the operands are in the short-precision format, the resulting quotient is returned to FPR2 by the instruction:

Several examples of short-precision HFP division, with the dividend in FPR2 and the divisor in FPR0, are shown below. For case A, the result, which replaces the dividend, is obtained in the following steps.

7.2522F .123400 | .821000 7F6C00 2A400 0 24680 0 5D80 00 5B04 00 27C 000 246 800 35 8000 24 6800 11 18000 11 10C00 7400

Case	FPR2 Before (Dividend)	FPR0 (Divisor)	FPR2 After (Quotient)
Α	-43 082100	+43 001234	-42 72522F
В	+42 101010	+45 111111	+3D F0F0F0
С	+48 30000F	+41 400000	+47 C0003C
D	+48 30000F	+41 200000	+48 180007
E	+48 180007	+41 200000	+47 C00038

Case C shows a number being divided by 4.0. Case D divides the same number by 2.0, and case E divides the result of case D again by 2.0. The results of cases C and E differ in the rightmost hexadecimal digit position, which illustrates an effect of result truncation.

HALVE (HDR, HER)

HALVE produces the same result as HFP DIVIDE with a divisor of 2.0. Assume FPR2 contains the long-precision number +48 30 00 00 00 00 0F. The following HALVE instruction produces the result +48 18 00 00 00 00 00 07 in FPR2:

Assembler Format Op Code R1, R2 HDR 2,2

MULTIPLY (MD, MDR, MDE, MDER, MXD, MXDR, MXR)

For this example, the following long-precision operands are in FPR0 and FPR2:

FPR0: -33 606060 60606060 FPR2: -5A 200000 20000020

A long-precision product is generated by the instruction:

Machine Format			
Op Code	R1	R2	
2C	0	2	

Assemble	er Format
Op Code	R ₁ ,R ₂
MDR	0,2

If the operands were not already normalized, the instruction would first normalize them. It then generates an intermediate result consisting of the full 28-digit hexadecimal product fraction obtained by multiplying the 14-digit hexadecimal operand fractions, together with the appropriate sign and a characteristic that is the sum of the operand characteristics less 64 (40 hex):

The fraction multiplication is performed as follows:

.60606060606060

.20000020000020 C0C0C0C0C0C0C0 C0C0C0C0C0C0C0 COCOCOCOCOCOCO

.0C0C0C181818241818180C0C0C00

Attaching the sign and characteristic to the fraction gives:

+4D 0C0C0C 18181824 1818180C 0C0C00

Because this intermediate product has a leading zero, it is then normalized. The truncated final result placed in FPR0 is:

+4C C0C0C1 81818241

Hexadecimal-Floating-Point-Number Conversion

The following examples illustrate one method of converting between binary fixed-point numbers (32-bit signed binary integers) and normalized HFP numbers. Conversion must provide for the different representations used with negative numbers: the two's-complement form for signed binary integers, and the signed-absolute-value form for the fractions of HFP numbers.

Fixed Point to Hexadecimal Floating Point

The method used here inverts the leftmost bit of the 32-bit signed binary integer, which is equivalent to adding 231 to the number and considering the result to be positive. This changes the number from a signed integer in the range 231 - 1 through -231 to an unsigned integer in the range 232 - 1 through 0. After conversion to the long HFP format, the value 2³1 is subtracted again.

Assume that general register 9 (GR9) contains the integer -59 in two's-complement form:

> GR9: FF FF FF C5

Further, assume two eight-byte fields in storage: TEMP, for use as temporary storage, and TWO31, which contains the floating-point constant 231 in the following format:

> TW031: 4E 00 00 00 80 00 00 00

This is an unnormalized long HFP number with the characteristic 4E, which corresponds to a radix point (hexadecimal point) to the right of the number.

The following instruction sequence performs the conversion:

		Result
Χ	9,TWO31+4	GR9:
		7FFF FFC5
ST	9,TEMP+4	TEMP:
		xxxx xxxx 7FFF FFC5
MVC	TEMP(4),TWO31	TEMP:
		4E00 0000 7FFF FFC5
LD	2,TEMP	FPR2:
		4E00 0000 7FFF FFC5
SD	2,TWO31	FPR2:
		C23B 0000 0000 0000

The EXCLUSIVE OR (X) instruction inverts the leftmost bit in general register 9, using the right half of the constant as the source for a leftmost one bit. The next two instructions assemble the modified number in an unnormalized long HFP format, using the left half of the constant as the plus sign, the characteristic, and the leading zeros of the fraction. LOAD (LD) places the number unchanged in floating-point register 2. The SUB-TRACT NORMALIZED (SD) instruction performs the final two steps by subtracting 231 in HFP form and normalizing the result.

Hexadecimal Floating Point to Fixed Point

The procedure described here consists basically in reversing the steps of the previous procedure. Two additional considerations must be taken into account. First: the HFP number may not be an exact integer. Truncating the excess hexadecimal digits on the right requires shifting the number one digit position farther to the right than desired for the final result, so that the units digit occupies the position of the guard digit. Second: the HFP number may have to be tested as to whether it is outside the range of numbers representable as a 32-bit signed binary integer.

Assume that floating-point register 6 contains the number $59.25_{10} = 3B.4_{16}$ in normalized form:

> FPR6: 42 3B 40 00 00 00 00 00

Further, assume three eight-byte fields in storage: TEMP, for use as temporary storage, and the constants 232 (TWO32) and 231 (TWO31R) in the following formats:

> TW032: 4E 00 00 01 00 00 00 00 4F 00 00 00 08 00 00 00 TW031R:

The constant TWO31R is shifted right one more position than the constant TWO31 of the previous example, so as to force the units digit into the guard-digit position.

The following instruction sequence performs the integer truncation, range tests, and conversion to a signed binary integer in general register 8 (GR8):

		Result
SD	6,TWO31R	FPR6:
		C87F FFFF C500 0000
BC	11,OVERFLOW	Branch to overflow
		routine if result is
		greater than or equal to
		zero
AW	6,TWO32	FPR6:
		4E00 0000 8000 003B
BC	4,OVERFLOW	Branch to overflow
		routine if result is less
		than zero
STD	6,TEMP	TEMP:
		4E00 0000 8000 003B
ΧI	TEMP+4,X'80'	TEMP:
		4E00 0000 0000 003B
L	8,TEMP+4	GR8:
		0000 003B

The SUBTRACT NORMALIZED (SD) instruction shifts the fraction of the number to the right until it lines up with TWO31R, which causes the fraction digit 4 to fall to the right of the guard digit and be lost; the result of subtracting 231 from the remaining digits is renormalized. The result should be less than zero; if not, the original number was too large in the positive direction. The first BRANCH ON CONDITION (BC) performs this test.

The ADD UNNORMALIZED (AW) instruction adds 2³²: 2³¹ to correct for the previous subtraction and another 231 to change to an all-positive range. The second BC tests for a result less than zero, showing that the original number was too large in the negative direction. The unnormalized result is placed in temporary storage by the STORE (STD) instruction. There the leftmost bit of the binary integer is inverted by the EXCLU-SIVE OR (XI) instruction to subtract 231 and thus convert the unsigned number to the signed format. The final result is loaded into GR8.

Multiprogramming and **Multiprocessing Examples**

When two or more programs sharing common storage locations are being executed concurrently in a multiprogramming or multiprocessing environment, one program may, for example, set a flag

bit in the common-storage area for testing by another program. It should be noted that the instructions AND (NI or NC), EXCLUSIVE OR (XI or XC), and OR (OI or OC) could be used to set flag bits in a multiprogramming environment; but the same instructions may cause program logic errors in a multiprocessing configuration where two or more CPUs can fetch, modify, and store data in the same storage locations simultaneously.

Example of a Program Failure Using OR Immediate

Assume that two independent programs try to set different bits to one in a common byte in storage. The following example shows how the use of the instruction OR immediate (OI) can fail to accomplish this, if the programs are executed simultaneously on two different CPUs. One of the possible error situations is depicted.

Execution of instruction OI FLAGS,X'01' on CPU A	FLAGS	Execution of instruction OI FLAGS,X'80' on CPU B
	X'00'	Fetch FLAGS X'00'
Fetch FLAGS X'00'	X'00'	
l Endo X do	X'00'	OR X'80'
OR X'01'	X'00'	THEO X GO
into x oo	X'80'	Store X'80'
Store X'01' into FLAGS	X'01'	I IIICO I LAGS
FLACC - b 1 d b		C VIO11 C-11-

FLAGS should have value of X'81' following both updates.

The problem shown here is that the value stored by the OI instruction executed on CPU A overlays the value that was stored by CPU B. The X'80' flag bit was erroneously turned off, and the data is now invalid.

The COMPARE AND SWAP instruction has been provided to overcome this and similar problems.

Conditional Swapping **Instructions (CS, CDS)**

The COMPARE AND SWAP (CS) and COMPARE DOUBLE AND SWAP (CDS) instructions can be used in multiprogramming or multiprocessing environments to serialize access to counters, flags, control words, and other common storage areas.

The following examples of the use of the COMPARE AND SWAP and COMPARE DOUBLE AND SWAP instructions illustrate the applications for which the instructions are intended. important to note that these are examples of functions that can be performed by programs while the CPU is enabled for interruption (multiprogramming) or by programs that are being executed in a multiprocessing configuration. That is, the routine allows a program to modify the contents of a storage location while the CPU is enabled, even though the routine may be interrupted by another program on the same CPU that will update the location, and even though the possibility exists that another CPU may simultaneously update the same location.

The COMPARE AND SWAP instruction first checks the value of a storage location and then modifies it only if the value is what the program expects; normally this would be a previously fetched value. If the value in storage is not what the program expects, then the location is not modified; instead, the current value of the location is loaded into a general register, in preparation for the program to loop back and try again. During the execution of COMPARE AND SWAP, no other CPU can perform a store access or interlockedupdate access at the specified location.

To ensure successful updating of a common storage field by two or more CPUs, all updates must be done by means of an interlocked-update See the programming notes of reference. COMPARE AND SWAP for an example of how COMPARE AND SWAP can be unsuccessful due to an OR IMMEDIATE instruction executed by another CPU.

Setting a Single Bit

The following instruction sequence shows how the COMPARE AND SWAP instruction can be used to set a single bit in storage to one. Assume that the first byte of a word in storage called "WORD" contains eight flag bits.

		6,X'80' 6,24	Put bit to be ORed into GR6 Shift left 24 places to
			align the byte to be ORed
			with the location of the
			flag bits within WORD
	L	7,WORD	Fetch current flag values
RETRY	LR	8,7	Load flags into GR8
	0R	8,6	Set bit to one
	CS	7,8,WORD	Store new flags if current
			flags unchanged, or re-
			fetch current flag values
			if changed
	BC	4,RETRY	If new flags are not stored,
			try again

The format of the COMPARE AND SWAP instruction is:

The COMPARE AND SWAP instruction compares the first operand (general register 7 containing the current flag values) to the second operand in storage (WORD) while no CPU other than the one executing the COMPARE AND SWAP instruction is permitted to perform a store access or interlocked-update access at the specified storage location.

If the comparison is successful, indicating that the flag bits have not been changed since they were fetched, the modified copy in general register 8 is If the flags have been stored into WORD. changed, the compare will not be successful, and their new values are loaded into general register 7.

The conditional branch (BC) instruction tests the condition code and reexecutes the flag-modifying instructions if the COMPARE AND SWAP instruction indicated an unsuccessful comparison (condition code 1). When the COMPARE AND SWAP instruction is successful (condition code 0), the flags contain valid data, and the program exits from the loop.

The branch to RETRY will be taken only if some other program modifies the contents of WORD. This type of a loop differs from the typical "bitspin" loop. In a bit-spin loop, the program continues to loop until the bit changes. In this example, the program continues to loop only if the value does change during each iteration. If a number of CPUs simultaneously attempt to modify a single location by using the sample instruction sequence, one CPU will fall through on the first try, another will loop once, and so on until all CPUs have succeeded.

Updating Counters

In this example, a 32-bit counter is updated by a program using the COMPARE AND SWAP instruction to ensure that the counter will be correctly updated. The original value of the counter is obtained by loading the word containing the counter into general register 7. This value is moved into general register 8 to provide a modifiable copy, and general register 6 (containing an increment to the counter) is added to the modifiable copy to provide the updated counter value. The COMPARE AND SWAP instruction is used to ensure valid storing of the counter.

The program updating the counter checks the result by examining the condition code. The condition code 0 indicates a successful update, and the program can proceed. If the counter had been changed between the time that the program loaded its original value and the time that it executed the COMPARE AND SWAP instruction, the execution would have loaded the new counter value into general register 7 and set the condition code to 1, indicating an unsuccessful update. The program must then repeat the update sequence until the execution of the COMPARE AND SWAP instruction results in a successful update.

The following instruction sequence performs the above procedure:

		6,1 7,CNTR	Put increment (1) into GR6 Put original counter value into GR7
L00P	LR	8,7	Set up copy in GR8 to modify
	AR	8,6	Increment copy
	CS	7,8,CNTR	Update counter in storage
	BC	4,LOOP	If original value had changed,
			update new value

The following shows two CPUs, A and B, executing this instruction sequence simultaneously: both CPUs attempt to add one to CNTR.

	J A GR8	CNTR	• • •	J B GR8	Comments
16	16	16	16	16	CPU A loads GR7 and GR8 from CNTR CPU B loads GR7 and
	17	17		17	GR8 from CNTR CPU B adds one to GR8 CPU A adds one to GR8 CPU A executes CS; successful match, store
			17	18	CPU B executes CS; no match, GR7 changed to CNTR value
		18		10	CPU B loads GR8 from GR7, adds one to GR8 CPU B executes CS; successful match, store

Bypassing Post and Wait

Bypass Post Routine

The following routine allows the SVC "POST" as used in MVS/ESA to be bypassed whenever the corresponding WAIT has not yet been executed, provided that the supervisor WAIT and POST routines use COMPARE AND SWAP to manipulate event control blocks (ECBs).

Initial Conditions:

GR0 contains the POST code.

GR1 contains the address of the ECB.

GR5 contains 40 00 00 0016

HSPOST	0R	0,5	Set bit 1 of GR0 to
			one
	L	3,0(1)	GR3 = contents of ECB
	LTR	3,3	ECB marked 'waiting'?
	BC	4,PSVC	Yes, execute post
			SVC
	CS	3,0,0(1)	No, store post code
	BC	8,EXITHP	Continue
PSVC	POST	(1),(0)	ECB address is in GR1,
			post code in GRO
EXITHP	[Any	instruction]	•

The following routine may be used in place of the previous HSPOST routine if it is assumed that bit 1 of the contents of GR0 is already set to one and if the ECB is assumed to contain zeros when it is not marked "WAITING."

```
HSPOST SR
             3,3
        CS
             3,0,0(1)
        BC.
             8, EXITHP
        POST (1),(0)
EXITHP [Any instruction]
```

Bypass Wait Routine

A BYPASS WAIT function, corresponding to the BYPASS POST, does not use the CS instruction, but the FIFO LOCK/UNLOCK routines which follow assume its use.

```
HSWAIT TM
             0(1), X'40'
        BC
             1,EXITHW If bit 1 is one, then
                       ECB is already posted;
                       branch to exit
        WAIT ECB=(1)
EXITHW [Any instruction]
```

Lock/Unlock

When a common storage area larger than a doubleword is to be updated, it is usually necessary to provide special interlocks to ensure that a single program at a time updates the common area. Such an area is called a serially reusable resource (SRR).

In general, updating a list, or even scanning a list, cannot be safely accomplished without first "freezing" the list. However, the COMPARE AND SWAP and COMPARE DOUBLE AND SWAP instructions can be used in certain restricted situations to perform queuing and list manipulation. Of prime importance is the capability to perform the lock/unlock functions and to provide sufficient queuing to resolve contentions, either in a LIFO or FIFO manner. The lock/unlock functions can then

be used as the interlock mechanism for updating an SRR of any complexity.

The lock/unlock functions are based on the use of a "header" associated with the SRR. The header is the common starting point for determining the states of the SRR, either free or in use, and also is used for queuing requests when contentions occur. Contentions are resolved using WAIT and The general programming technique POST. requires that the program that encounters a "locked" SRR must "leave a mark on the wall" indicating the address of an ECB on which it will WAIT. The "unlocking" program sees the mark and posts the ECB, thus permitting the waiting program to continue. In the two examples given, all programs using a particular SRR must use either the LIFO queuing scheme or the FIFO scheme; the two cannot be mixed. When more complex queuing is required, it is suggested that the queue for the SRR be locked using one of the two methods shown.

Lock/Unlock with LIFO Queuing for Contentions

The header consists of a word, that is, a four-byte field aligned on a word boundary. The word can contain zero, a positive value, or a negative value.

- · A zero value indicates that the serially reusable resource (SRR) is free.
- · A negative value indicates that the SRR is in use but no additional programs are waiting for the SRR.
- A positive value indicates that the SRR is in use and that one or more additional programs are waiting for the SRR. Each waiting program is identified by an element in a chained list. The positive value in the header is the address of the element most recently added to the list.

Each element consists of two words. The first word is used as an ECB; the second word is used as a pointer to the next element in the list. A negative value in a pointer indicates that the element is the last element in the list. The element is required only if the program finds the SRR locked and desires to be placed in the list.

The following chart describes the action taken for LIFO LOCK and LIFO UNLOCK routines. routines following the chart allow enabled code to perform the actions described in the chart.

	Action			
Function	Header Contains Zero	Header Contains Positive Value	Header Contains Negative Value	
	Set the header to a negative	SRR is in use. contents of the location A+4. S into the header is at location A	header into Store address A . WAIT; the ECB	
LIFO UNLOCK	Error	Some program is waiting for the SRR. Move the pointer from the "last in" element into the header. POST; the ECB is in the "last in" element.	empty. Store zeros into the header. The SRR	

LIFO LOCK Routine:

Initial Conditions:

GR1 contains the address of the incoming element.

GR2 contains the address of the header.

LL0CK	SR	3,3	GR3 = 0
	ST	3,0(1)	Initialize the ECB
	LNR	0,1	GRO = a negative value
TRYAGN			Set the header to a nega-
		0,0,0(2)	tive value if the heade
			contains zeros
	ВС	0 1100	
	DC	8,USE	Did the header contain
		0 4 (4)	zeros?
	ST	3,4(1)	No, store the value of the
			header into the pointer
			in the incoming element
	CS	3,1,0(2)	Store the address of the
			incoming element into
			the header
	LA	3,0(0)	GR3 = 0
	BC	7.TRYAGN	Did the header get up-
	-	. ,	dated?
	WAIT	FCB=(1)	Yes, wait for the re-
			source; the ECB is in
			the incoming element
USE	ΓΛην.	inctnuctio	
USE	LAIIJ	instructio	[ווע

LIFO UNLOCK Routine:

Initial Conditions:

GR2 contains the address of the header.

LUNLK	L	1,0(2)	<pre>GR1 = the contents of the header</pre>
A	LTR BC L CS	1,1 4,B 0,4(1) 1,0,0(2)	Does the header contain a negative value? No, load the pointer from the "last in" element and
	BC POST	•	store it in the header Did the header get updated? Yes, post the "last in" element
В	BC SR CS BC	15,EXIT 0,0 1,0,0(2) 7,A	Continue The header contains a negative value; free the header and continue
EXIT	[Any	instructio	

Note that the LOAD instruction L 1,0(2) at location LUNLK would have to be CS 1,1,0(2) if it were not for the rule concerning storage-operand consistency. This rule requires the LOAD instruction to fetch a four-byte operand aligned on a word boundary such that, if another CPU changes the word being fetched by an operation which is also at least word-consistent, either the entire new or the entire old value of the word is obtained, and not a combination of the two. (See "Storage-Operand Consistency" on page 5-86.)

Lock/Unlock with FIFO Queuing for Contentions

The header always contains the address of the most recently entered element. The header is originally initialized to contain the address of a posted ECB. Each program using the serially reusable resource (SRR) must provide an element regardless of whether contention occurs. Each program then enters the address of the element which it has provided into the header, while simultaneously it removes the address previously contained in the header. Thus, associated with any particular program attempting to use the SRR are two elements, called the "entered element" and the "removed element." The "entered element" of one program becomes the "removed element" for the immediately following program. Each program then waits on the removed element, uses the SRR, and then posts the entered element.

When no contention occurs, that is, when the second program does not attempt to use the SRR until after the first program is finished, then the POST of the first program occurs before the WAIT of the second program. In this case, the bypasspost and bypass-wait routines described in the preceding section are applicable. For simplicity,

these two routines are shown only by name rather than as individual instructions.

In the example, the element need be only a single word, that is, an ECB. However, in actual practice, the element could be made larger to include a pointer to the previous element, along with a program identification. Such information would be useful in an error situation to permit starting with the header and chaining through the list of elements to find the program currently holding the SRR.

It should be noted that the element provided by the program remains pointed to by the header until the next program attempts to lock. Thus, in general, the entered element cannot be reused by the program. However, the removed element is available, so each program gives up one element and gains a new one. It is expected that the element removed by a particular program during one use of the SRR would then be used by that program as the entry element for the next request to the SRR.

It should be noted that, since the elements are exchanged from one program to the next, the elements cannot be allocated from storage that would be freed and reused when the program ends. It is expected that a program would obtain its first element and release its last element by means of the routines described in "Free-Pool Manipulation."

The following chart describes the action taken for FIFO LOCK and FIFO UNLOCK.

Function	Action
FIFO LOCK	Store address A into the header.
(the incoming element is at location A)	WAIT; the ECB is at the location addressed by the old contents of the header.
FIFO UNLOCK	POST; the ECB is at location A.

The following routines allow enabled code to perform the actions described in the previous chart.

FIFO Lock Routine:

Initial conditions:

GR3 contains the address of the header.

GR4 contains the address, A, of the element currently owned by this program. element becomes the entered element.

FLOCK	LR	2,4	GR2 now contains address of element to be entered
	SR	1,1	GR1 = 0
	ST		Initialize the ECB
	Ĺ	1,0(3)	GR1 = contents of the header
TRYAGN	CS	1,2,0(3)	Enter address A into header while remember-
	BC	7,TRYAGN	ing old contents of header into GR1; GR1 now contains address of removed element
	LR	4,1	Removed element becomes new currently owned element
	HSWA	ΙΤ	Perform bypass-wait routine; if ECB al- ready posted, con- tinue; if not, wait; GR1 contains the ad- dress of the ECB
USE	ΓAnv	instruction	_

FIFO Unlock Routine:

Initial conditions:

GR2 contains the address of the removed element, obtained during the FLOCK routine.

GR5 contains 40 00 00 0016

```
FUNLK
              1,2 Place address of entered
                     element in GR1; GR1 = ad-
                     dress of ECB to be posted
         SR
              0.0 GR0 = 0; GR0 has a post code
                     of zero
              0,5
                  Set bit 1 of GRO to one
         0R
         HSPOST
                   Perform bypass-post routine;
                     if ECB has not been waited
                     on, then mark posted and
                     continue; if it has been
                     waited on, then post
CONTINUE [Any instruction]
```

Free-Pool Manipulation

It is anticipated that a program will need to add and delete items from a free list without using the lock/unlock routines. This is especially likely since the lock/unlock routines require storage elements for queuing and may require working storage. The lock/unlock routines discussed previously allow simultaneous lock routines but permit only one unlock routine at a time. In such a situation, multiple additions and a single deletion to the list may all occur simultaneously, but multiple deletions cannot occur at the same time. In the case of a chain of pointers containing free storage buffers, multiple deletions along with additions can occur simultaneously. In this case, the removal cannot be done using the COMPARE AND SWAP instruction without a certain degree of exposure.

Consider a chained list of the type used in the LIFO lock/unlock example. Assume that the first two elements are at locations A and B, respectively. If one program attempted to remove the first element and was interrupted between the fourth and fifth instructions of the LUNLK routine. the list could be changed so that elements A and C are the first two elements when the interrupted program resumes execution. The COMPARE AND SWAP instruction would then succeed in storing the value B into the header, thereby destroying the list.

The probability of the occurrence of such list destruction can be reduced to near zero by appending to the header a counter that indicates the number of times elements have been added to the list. The use of a 32-bit counter guarantees that the list will not be destroyed unless the following events occur, in the exact sequence:

- 1. An unlock routine is interrupted between the fetch of the pointer from the first element and the update of the header.
- 2. The list is manipulated, including the deletion of the element referenced in 1, and exactly 232 (or an integer multiple of 232) additions to the list are performed. Note that this takes on the order of days to perform in any practical situation.
- 3. The element referenced in 1 is added to the
- 4. The unlock routine interrupted in 1 resumes execution.

The following routines use such a counter in order to allow multiple, simultaneous additions and removals at the head of a chain of pointers.

The list consists of a doubleword header and a chain of elements. The first word of the header contains a pointer to the first element in the list. The second word of the header contains a 32-bit counter indicating the number of additions that have been made to the list. Each element contains a pointer to the next element in the list. A zero value indicates the end of the list.

The following chart describes the free-pool-list manipulation.

	A	ction	
Function	Header = 0,Count	Header = A,Count	
(the incoming element is at	location A. Store	rd of the header into the address A into the header. Decrement the header by one.	
DELETE FROM LIST	The list is empty.	Set the first word of the header to the value of the contents of loca- tion A. Use element A.	

The following routines allow enabled code to perform the free-pool-list manipulation described in the above chart.

ADD TO FREE LIST Routine:

Initial Conditions:

GR2 contains the address of the element to be added.

GR4 contains the address of the header.

DELETE FROM FREE LIST Routine:

Initial conditions:

GR4 contains the address of the header.

DELETQ	LM	2,3,0(4)	<pre>GR2,GR3 = contents of the header</pre>
TRYAGN	LTR	2,2	Is the list empty?
	BC	8,EMPTY	Yes, get help
	L	0,0(2)	No, GRO = the pointer
			from the first ele-
			ment
	LR	1,3	Move the count to GR1
	CDS	2,0,0(4)	Update the header
	BC	7,TRYAGN	
USE	[Any	instruction]	The address of the re- moved element is in GR2

Note that the LM (LOAD MULTIPLE) instructions at locations ADDQ and DELETQ would have to be (COMPARE DOUBLE AND CDS SWAP)

instructions if it were not for the rule concerning storage-operand consistency. This rule requires the LOAD MULTIPLE instructions to fetch an eight-byte operand aligned on a doubleword boundary such that, if another CPU changes the doubleword being fetched by an operation which is also at least doubleword-consistent, either the entire new or the entire old value of the doubleword is obtained, and not a combination of the two. (See "Storage-Operand Consistency" on page 5-86.)

PERFORM LOCKED OPERATION (PLO)

The PERFORM LOCKED OPERATION instruction can be used in a multiprogramming or multiprocessing environment to perform compare, load, compare-and-swap, and store operations on two or more discontiguous locations that can be words or doublewords. The operations are performed as an atomic set of operations under the control of a lock that is held only for the duration of the execution of a single PERFORM LOCKED OPERA-TION instruction, as opposed to across the execution of multiple instructions. Since lock contention is resolved by the CPU and is very brief, the program need not include a method for dealing with the case when the lock to be used is held by a program being executed by another CPU. Also, there need be no concern that the program may be interrupted while it holds a lock, since PERFORM LOCKED OPERATION will complete its operation and release its lock before an interruption can occur.

PERFORM LOCKED OPERATION can be thought of as performing concurrent interlocked updates of multiple operands. However, the instruction does not actually perform any interlocked update, and a serially reusable resource cannot be updated predictably through the use of both PERFORM LOCKED OPERATION and conditional-swapping instructions (CS and CDS).

Following is an example of how PERFORM LOCKED OPERATION can be used to add an element at the beginning of a queue.

Assume the following variables associated with the queue: S, which is a sequence number that is incremented anytime the queue is changed; H (for head), which is the address of the first element on the gueue; and C, which is a count of the number of elements on the queue. Assume a queue element contains a variable, F (for forward), which is the address of the next element on the queue. If a new element, N, is to be enqueued at the head of the queue, that can be done by setting F in N to H and then performing the following atomic set of operations:

$$S+1 \longrightarrow S$$
 $A(N) \longrightarrow H$
 $C+1 \longrightarrow C$

where A(N) is the address of N.


The enqueueing of N can be done by means of the following steps:

- 1. Obtain consistent values of S, H, and C, meaning obtain S and obtain the H and C that are consistent with that value of S.
- 2. Store H in N.F.
- 3. By means of PLO.csdst (PERFORM LOCKED OPERATION performing compare and swap and double store), with S as the swap variable and H and C as the store variables, add one to S, set H to A(N), and add one to C, provided that S still has the value obtained in step 1. If S has already been changed, go back to step 1.

Consistent values of S, H, and C cannot necessarily be obtained simply by using three LOAD instructions because a PERFORM LOCKED OPERATION instruction being executed by another CPU may have completed an update of S but not yet of H or C. In this case, the three LOAD instructions will obtain the new S but the old H or C. However, as will be described, it may be possible to use three LOAD instructions.

If S is obtained while holding the lock, meaning by means of PERFORM LOCKED OPERATION, then H and C can be obtained by LOAD instructions since no other CPU can subsequently change H or C without changing S, as observed when the lock is held.

The parameter list used by the PLO.csdst is as follows, assuming the access-register mode is not used:



The program is as follows:

	0		
	LA	RT,H	<pre>Initialize addresses in PL (T = temp)</pre>
	ST LA	RT,PL+76 RT,C	Op4 address (address of H)
	ST		Op6 address (address of C)
	LA	RN,N	Address of N
	ST	RN,PL+60	
	LA	R1,S	PLT address = address of S
	SR	RS,RS	Dummy S. CC1 will probably be set
	SR	R0,R0	Function code 0 (compare and load)
	PL0	RS,S,RS,S	Obtain S while holding lock
	LA	R0,16	Function code 16 (csdst)
L00P	L	RT,H	Consistent H
	ST	RT,OFSTF(,RN) OFSTF = offset of F in N
	L	RT,C	Consistent C
	LA	RT,1(,RT)	
	ST		Initialize op5 in PL (C+1)
	LA	RSP,1(,RS)) RS/RSP = even/odd pair. S+1 in RSP
	PL0	RS,S,0,PL	
	BNZ	L00P	Br if S changed (if CC not 0)

Note the following about the first PERFORM LOCKED OPERATION instruction (PLO.cl). If S is not zero (which is probably true), S (the second operand, op2) is loaded into RS (the first-operand comparison value, op1c). If S is zero, S (the fourth operand, op4) is loaded into RS (the third operand, op3). Either of these loads occurs while

the lock is held. It is unnecessary to test the condition code to determine which load occurred.

The above program may be a simplification. If the queue has associated with it a variable, T (for tail), that is the address of the last element on the queue, and the queue is currently empty, T also must be set when N is added to the queue. This would require a different program using a compare-and-swap-and-triple-store operation.

If the queue is added to, deleted from, and rearranged by means of PERFORM LOCKED OPER-ATION instructions in which the sequence number, S, is always the second operand, then, since the definition of PERFORM LOCKED OPERATION specifies that the second operand is always stored last, the first PERFORM LOCKED OPERATION instruction in the above program can be replaced by a LOAD instruction. The three instructions within the dashed lines would be replaced by L RS,S.

Sorting Instructions

Tree Format

instructions. COMPARE AND **FORM** Two CODEWORD and UPDATE TREE, refer to a tree -- a data structure with a specific format. A tree consists of some number (always odd) of consecutively numbered nodes. Node 1 is the root of the tree. Every node except the root has one parent node in the same tree. Every parent node has two son nodes. Every even-numbered node is the *leftson* of its parent node, and every odd-numbered node (except node 1) is the rightson of its parent node. Division by two (ignoring remainder) of the node number gives the parent node number. Nodes with sons are also called internal nodes, and nodes without sons are called terminal nodes. Figure A-5 on page A-53 illustrates schematically a 21-node tree with arrows drawn from each parent node to each son node.

A tree is used for merging several sorted sequences of records into a single merged sequence of records. At each step in the merging process, there exists the initial part of the merged sequence and the remaining parts of each of the sorted sequences that are being merged. Each

step consists in selecting the lowest record (the record with the lowest key when sorting in ascending sequence) from all of the as yet unmerged parts of the sorted sequences and adding it to the merged sequence. Each terminal node in the tree represents one of the sorted sequences. The number of internal nodes in the tree is one less than the number of sorted sequences. Each internal node conceptually contains one record from each of the sorted sequences but one; these are the lowest records, from all but one of the sorted sequences, that have not yet been added to the merged sequence. In addition, there is the lowest record from the one remaining sorted sequence. This additional record is compared and interchanged with nodes of the tree to select the record to be added next to the merged sequence. This processing begins with the parent of the terminal node that represents the one remaining sorted sequence, and it continues from that node along the path to the root of the tree. The selected record emerges from the root of the tree.

The tree may perhaps be most easily explained by considering each node to represent a comparison operation in an "elimination tournament" to find the lowest record. After the tournament has been completed, each node has an associated "loser" record which had a higher key in the comparison represented by that node. Besides a loser record at each node, there is one record (the "winner") which is not associated with any node since it never compared high. The next step would be to introduce a new record from the same sorted sequence from which the winner record originated and replay the tournament with the new record in place of the former winner. It can be seen that it is unnecessary to do all the comparisons represented by all the nodes in the tree -- most of them are unaffected by the new record replacing the former winner. In fact, it is sufficient to redo only those node comparisons in which the former winner record participated. Each new record is inserted into the tree at the terminal node that represents the sorted sequence containing the record. The use of the tree assumes that programming provides a method of remembering at which terminal node each winning record originated. The instruction UPDATE TREE allows for a new record to be inserted at a terminal node and the tree to be updated so that a new winner record is left in the general registers.

Rather than comparing the actual keys of records, much of the merge logic can be performed using "codewords" to represent a record key rather than referring to actual keys. The value of a codeword at a node in the tree depends not only on the record's key but also on the key of the winning record in the last comparison at that node. The codeword consists of two parts:

- 1. Bits 16-31 contain the one's complement of the first halfword in which the record key differs from that of the node's winning record.
- 2. Bits 0-15 specify the byte offset of the halfword in this record's key just beyond the halfword value (complemented) in bit positions 16-31.

When comparing records in the path of the last winner record, if the new record is also represented by a codeword resulting from a comparison with the last winner, all codewords in the update path are with respect to the same winner. When comparing such codewords, a high codeword represents a low key and vice versa. Thus, when codewords are unequal, a node entry with a high codeword (representing a low actual key) should move up the tree.

In the case of a tie value of codewords, it is necessary to refer to the actual keys. This is done by instruction COMPARE AND **FORM** CODEWORD, which resolves the ambiguity and computes a new codeword for the high-key (loser) record.

The eight bytes at each node of a tree consist of (1) a codeword for this record, computed with respect to the last record which compared low against this record and (2) a parameter usable to locate this record, for example, a direct or indirect address.

The instruction UPDATE TREE is so defined that tree updating stops after equal codewords are detected and the tie-breaking instruction COMPARE AND FORM CODEWORD can be used, after which UPDATE TREE can resume tree updating at the point where equal codewords were previously found.

COMPARE AND FORM CODEWORD may alternatively be used for merging in descending sequence. In that case, bits 16-31 of the codeword at a node contain the true value of the first halfword in which the record key differs from that of the node's winning record. When the descending option of COMPARE AND FORM CODEWORD is used, the higher of two codewords represents the higher key.




Figure A-5. Schematic Diagram of Merge Control Tree with 21 Nodes

Example of Use of Sort Instructions

An example illustrates how the instructions UPDATE TREE and COMPARE AND FORM CODEWORD may be used in the merge operation within a sort program. A five-way merge requires a tree data structure with four internal nodes and five terminal-node positions. The schematic diagram shown later in this section illustrates such a tree, containing four internal nodes (not counting the dummy node) and five input sequences for a merge, one sequence at each terminal-node position. Each record in an input sequence in the diagram is indicated by its address. The actual record contents are shown in Figure A-7 on page A-57. Each record contains 16 bytes, consisting of the following fields:

Byte Offset	
(hexadecimal)	Field

0-5	Six-byte record key.
6-7	Halfword node index specifying
	the input sequence of the next
	record of this input sequence.
8-B	Address of the next record in the
	same input sequence.
C-F	This chaining field is initially
	zero. At the completion of the
	merge, this field is to contain the
	address of the next record in the
	merged sequence.

The merge process forms a single sorted sequence from five input sequences, each of which is in sorted order. This process can be subdivided into three steps:

- 1. A priming step takes the first record from each of the five input sequences and places them in the tree data structure. For each record to be introduced into the tree, first its codeword value is computed with respect to the lowest possible key value of all zeros. codeword, with a second word which contains the address of the actual record, forms a doubleword node value that can be placed at the appropriate node. After priming, the node values, one each from each of the five input sequences, will have been placed in the tree so that each of the four internal nodes contains one node value and the node value for a winner record has emerged from the root of the tree.
- 2. After each winner emerges from the tree, the main merge process is performed repeatedly. Each iteration introduces the node value for one new record into the tree and produces a node value for a new winner record. The tree plus the winner must at all times contain precisely one node value from each input sequence being merged. Therefore, the new node value that is introduced into the tree on each iteration must come from the same input sequence from which the winner node value in the preceding iteration originated.
- 3. When the node value for the last record of an input sequence emerges as a winner, there is no successor record from that input sequence to be introduced into the tree on the next iteration. Hence, the order of the merge must be reduced by one for each such occurrence.

This runout process will consist of one or more iterations for each of a four-way, three-way, two-way, and one-way merge. The onset of runout occurs in the example when it is found that the next input record from a sequence is lower than its predecessor (a sequence break).

The priming process is discussed next, and the state of the tree is shown after priming is complete. Then, a short program that uses the instructions UPDATE TREE and COMPARE AND FORM CODEWORD to perform the main merge is described. An abbreviated trace is then presented to show the status of the tree and certain general registers for 16 iterations of the main merge. The runout process is not discussed in this example.

Priming begins by forming the node value for the first record of each input sequence. The first word of the node value is the codeword formed by executing COMPARE AND FORM CODEWORD on a record key containing all binary zeros. The second word of the node value is the address of the record represented by that node value. The node values for the first record of each input sequence are:

Sequence Index Node Values 28 0006 FFFC 0000 1030 30 0006 FFFB 0000 1040 38 0006 FFFA 0000 1050 40 0004 FFFE 0000 1080 48 0006 FFFO 0000 1060

In the example, the tree data structure is assumed to have base address X'1000', which is kept in general register 4 (to match the expected use in UPDATE TREE). Similarly, internal-node index values and input-sequence index values are always used from general register 5.

Although the tree-priming program is not part of this example, the UPDATE TREE instruction is used in creating it as follows. First, the codeword position for each internal node of the tree is initialized to all ones (X'FFFF FFFF'). This artifice fills the tree with dummy low records. Then, for each record in the table, (1) the sequence index is loaded into general register 5, (2) the node value is loaded into general registers 0 and 1, and (3) UPDATE TREE is executed. At the completion of this priming process, the tree-node contents in the example are as shown on line 0 of Figure A-9 on page A-59. The contents of the

general registers are as shown on the first line of Figure A-8 on page A-58.

The figure illustrating the program for the main merge is divided into three groups of columns, containing the absolute program, the generalregister trace, and the symbolic program. The first part of the program extends from symbolic locations L1 through L2; it introduces a new record into the tree and executes an UPDATE TREE instruction. If no tied codewords are encountered in UPDATE TREE, then BRANCH ON CONDITION instruction following UPDATE TREE loops back to L1 to introduce the next record into the tree. This BRANCH ON CONDITION instruction is suitable for use when UPDATE TREE operates in accordance with either its method 1 (setting condition code 1) or its method 2 (setting condition code 3). (The preceding sentence applies to 370-XA. In ESA/370 and ESA/390, UPDATE TREE operates in accordance with only method 2, which is not to say that it cannot set condition code 1. Method 2, but not method 1, tests for the condition that sets condition code 3.)

If UPDATE TREE encounters tied codewords, then the UPDATE TREE instruction is completed, the subsequent BRANCH ON CONDITION instruction does not branch, and control falls through to the second part of the program, which handles entries with tied codewords. This part then branches back to UPDATE TREE at L2, which resumes the tree updating. It is possible for tied codewords to be encountered at any level in the tree (or indeed at all levels), so that the tied-codeword part of the program may be entered up to three times for each record introduced.

The general-register trace for the first part of the main merge shows the contents of the first seven general registers after each instruction is executed during the first iteration. Note that the merged-chain field (at 1140) serves as the anchor for the merged-chain address chain through the records. The trace shows only the lower half of certain general registers, whose upper half is always zero.

Figure A-9 on page A-59 gives an abbreviated trace of the entire main merge of 16 records. For each record introduced into the tree, there are one or more lines (always an odd number) given in the figure to show the tree updating, which results

finally in a winner in GR0 and GR1. The first line for each record shows the values of GR5, GR2, and GR3 before the first or only execution of UPDATE TREE. For the even-numbered lines, the storage updating by UPDATE TREE of tree nodes is shown (read left to right to follow the order of swapping). For example, consider line 10 and the corresponding UPDATE TREE: GR5 contains 28, the first storage node examined is 1010 (refer to the schematic diagram). Since the codeword in GR0 is 0004 FFFE (same as for GR2), which is less than that of the word at 1010 (0006 FFF0), the doubleword at 1010 is swapped with that in GR0 and GR1. A second comparison at 1008 in the same execution of UPDATE TREE causes another register-storage doubleword swap, which leaves the winner (record 1040) in GR1 at the completion of UPDATE TREE (see the column at the far right of Figure A-9 on page A-59).

When a codeword comparison is made which does not result in a tie or a swap (that is, when the storage-codeword value is low), an asterisk appears in the trace for that storage entry.


When equal codewords are found, the execution of UPDATE TREE is completed. The following line in each such case shows the result of the tied-codeword routine, which always stores a new codeword and may also store a new record address before branching back to L2 to execute UPDATE TREE again. In this line, the notation

"loses" or "wins" means that the node loses or wins, respectively.

The tie-break trace part of Figure A-8 on page A-58 shows the treatment of the third record (that is, the first record for which UPDATE TREE encounters a tied codeword). This corresponds to line 31 in Figure A-9 on page A-59.

The following is a summary of the steps that are needed to use this example for verification purposes:

- 1. Initialize storage as follows:
 - a. 1008 through 102F from line 0 of Figure A-9 on page A-59
 - b. 1030 through 114F from Figure A-7 on page A-57
 - c. 1150 through 1189 from Figure A-8 on page A-58
- 2. Initialize GRs per first line in Figure A-8 and trace first record per Figure A-8.
- 3. Trace to completion of each UPT or BC 15,L2 (once for each line of Figure A-9). A detailed trace of the GRs for the tied-codeword part of line 31 of Figure A-9 is given in the lower part of Figure A-8.
- 4. Verify that addresses in the chain beginning at 103C and continuing through 114C are as shown in the right-hand column of Figure A-7.



Note: Each node and input sequence is identified by a number which is the hexadecimal node index. Each input sequence is given as a list of record addresses (also in hexadecimal).

Figure A-6. Schematic Diagram for Example of Merge to Be Performed

				-	200	201	rd.	Ke						,	Su	CCE	25	501	r I	Red	00	rd				/o	oa.	-d	CI	na ·	i n	
		ä	at	He						fse	et			Ind	de	X		ı	_0(cat	ti	on				riei		dd1			111	
Location	(9		1	2	2		3	4	4	ļ	5	(5		7	8	3	ġ)	,	4	E	3	0	2	[)		Ε		F
1030	0	0	0	0	0	0	0	0	0	0	0	3	0	0	2	8	0	0	0	0	1	0	7	0	0	0	0	0	1	0	4	0
1040	0	0	0	0	0	0	0	0	0	0	0	4	0	0	3	0	0	0	0	0	1	0	В	0	0	0	0	0	1	0	5	0
1050	0	0	0	0	0	0	0	0	0	0	0	5	0	0	3	8	0	0	0	0	1	0	9	0	0	0	0	0	1	0	6	0
1060	0	0	0	0	0	0	0	0	0	0	0	F	0	0	4	8	0	0	0	0	1	0	Α	0	0	0	0	0	1	0	8	0
1070	0	0	0	0	0	0	0	1	F	F	F	F	0	0	2	8	0	0	0	0	1	0	D	0	0	0	0	0	1	0	9	0
1080	0	0	0	0	0	0	0	1	F	F	F	F	0	0	4	0	0	0	0	0	1	0	F	0	0	0	0	0	1	0	7	0
1090	0	0	0	0	F	F	F	F	0	0	0	0	0	0	3	8	0	0	0	0	1	0	Ε	0	0	0	0	0	1	0	Α	0
10A0	0	0	0	0	F	F	F	F	0	0	0	1	0	0	4	8	0	0	0	0	1	1	0	0	0	0	0	0	1	0	В	0
10B0	0	0	0	0	F	F	F	F	0	0	0	2	0	0	3	0	0	0	0	0	1	0	С	0	0	0	0	0	1	0	С	0
1000	0	0	0	0	F	F	F	F	0	0	0	2	0	0	3	0	0	0	0	0	1	1	4	0	0	0	0	0	1	0	D	0
10D0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	2	8	0	0	0	0	1	1	1	0	0	0	0	0	1	0	Ε	0
10E0	0	0	8	0	0	0	0	0	0	0	0	0	0	0	3	8	0	0	0	0	1	1	3	0	0	0	0	0	1	0	F	0
10F0	0	0	8	0	0	0	0	2	0	0	4	0	0	0	4	0	0	0	0	0	1	1	2	0	0	0	0	0	1	1	0	0
1100	0	0	8	0	0	0	0	2	0	0	5	0	0	0	4	8	0	0	0	0	1	1	4	0	0	0	0	0	1	1	1	0
1110	0	0	8	0	0	0	0	3	0	0	0	0	0	0	2	8	0	0	0	0	1	1	4	0	0	0	0	0	1	1	2	0
1120	0	0	9	0	0	0	0	0	0	0	0	0	0	0	4	0	0	0	0	0	1	1	4	0	0	0	0	0	1	1	3	0
1130	F	F	F	F	F	F	F	F	F	F	F	Ε	0	0	3	8	0	0	0	0	1	0	5	0	0	0	0	0	0	0	0	0
1140	F	F	F	F	F	F	F	F	F	F	F	F	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	3	0

Figure A-7. Contents of Records to Be Merged

Abs	solute		Gene	eral-Regis	ster -	Trace				Symbolic Program
Loc	INSTR	GR0	GR1	GR2	GR3	GR4	GR5	GR6	Loc	Instruction
		0006FFFC	1030		0000	1000	0000	1140		Using X'1000',4
1150	5010600C								L1	ST 1,12(,6) Store merged-chain
1154	48501006	1	1			1	0028	-		address LH 5,6(,1) Load node index of input sequence of winner
1158	58301008	1	1		1070	1	1	ı		L 3,8(,1) Load successor-record address
115C	1861	1	1			1	1	1030		LR 6,1 Save old winner ad- dress for next
1153	1B22	1	1	00000000	1	1	1			merged-chain store SR 2,2 Zero GR2 as initial offset
1160	B21A0004	1	1	0004FFFE	1	1	1	-		CFC 4 Compute codeword of new record based
1164	4720418A		· •	, ,	1	'	' ' '			on last winner BC 2,L3 Exit on CC=2 (sequence break
1168	1813	<u> </u>	1070	1	1	1	1	-		LR 1,3 Move new record entry
116A	1802	0004FFFE		1	1	1	ı L	-		LR 0,2 to GRs 0-1
116C	0102	0006FFFB	1040	1	1	1	0000	-	L2	UPT Update tree data structure
116E	47504150			1	-	1		-		BC 5,L1 If no codeword tie found, branch to
		↓	¥	↓	. ↓	ı	+	↓		next iteration
		00040000	1090	00040000	10B0	1	0018	1050	*	Fall through on tied codewords GR values for tie-break trace
1172	88200010	1		00000004	<u> </u>	1		_		SRL 2,16 Shift codeword offset to initial offset
1176	B21A0004	1	1	0006FFFD	1	1	1	-		position for CFC CFC 4 Compute loser codeword
117A	50254000	1	1	[CC=1]	1	'	1	-		ST 2,0(5,4) Store loser codeword in current storage
117E	47C0416C	†	†	↓ branch taken	†	1	†	†		node BC 12,L2 Resume tree update if old storage-node
1182	50354004					1				entry is loser ST 3,4(5,4) Store loser record address
1186 118A	47F0416C					†			L3	BC 15,L2 Resume tree update Control reaches here at end

Figure A-8. Program for Main Merge

		Genera after (Locatio	CFC at	t		Ş	Storage Ti	ace (of Node En	ntries	5		General I after UP or BC 15	г [
L#	GR 5	GR2	GR3	Comment	1020		1018		1010		1008		GR0	GR1
01					0004FFFE	1080	0006FFFA	1050	0006FFF0	1060	0006FFFB	1040	0006FFFC	1030
10	28	0004FFFE	1070	No tie					0004FFFE	1070	0006FFF0	1060	0006FFFB	1040
20	30	00040000	10B0	No tie			00040000	10B0			*		0006FFFA	1050
30 31 32	38	00040000	1090	CC = 0 Loses No tie			Tie 0006FFFD				00040000	1090	00040000 00040000 0006FFF0	1090
40 41 42	48	00040000	10A0	CC = 0 Equal No tie	00040000	10A0			Tie 80001070		*		0004FFFE 0004FFFE 0004FFFE	1080
50	40	0002FF7F	10F0	No tie	0002FF7F	10F0			00040000	10A0	**		80001070	1070
60 61 62	28	0002FFFE	10D0	CC = 0 Wins No comp					0002FFFE	10D0	Tie 0006FFFE	10A0	00040000 00040000 00040000	1090
70	38	0002FF7F	10E0	No tie			0002FF7F	10E0			0006FFFD	10B0	0006FFFE	10A0
80 81 82	48	0002FF7F	1100	CC = 0 Wins No tie	Tie 0006FFAF	1100			0002FF7F	10F0	0002FFFE	10D0	0002FF7F 0002FF7F 0006FFFD	
90	30	800010C0	10C0	No tie			*				*		800010C0	10C0
100	30	00020000	1140	No tie			00020000	1140			0002FF7F	10E0	0002FFFE	10D0
110 111 112 113 114	28	0002FF7F	1110	CC = 0 Wins CC = 0 Wins No comp					Tie 0004FFFC	1110	Tie 0004FFFD	10F0	0002FF7F 0002FF7F 0002FF7F 0002FF7F 0002FF7F	
120 121 122	38	00020000	1130	CC = 0 Loses No tie			Tie 00060000				00020000	1130	00020000 00020000 0004FFFD	1130
130	40	0002FF6F	1120	No tie	0002FF6F	1120			*		*		0006FFAF	1100
140	48	00020000	1140	No tie	00020000	1140			0002FF6F	1120	*		0004FFFC	1110
150	28	00020000	1140	No tie					00020000	1140	*		0002FF6F	1120
160 161 162 163 164 165 166		00020000		Equal CC = 0 Equal CC = 0 Wins No comp	Tie 80001140				Tie 80001140		Tie 00060000	1140	00020000 00020000 00020000 00020000 00020000 00020000 00020000	1140 1140 1140 1140 1130

Figure A-9 (Part 1 of 2). Abbreviated Trace of Main Merge Processing

Explanation: 1 Line 0 shows the values in the tree after it is primed. Means no swap. Means no swap if UPDATE TREE method 1 is used or no examination if UPDATE TREE method 2 is used. Only method 2 is included in ESA/370 and ESA/390. CC = 0UPDATE TREE finds a tie and sets condition code 0. The tied-codeword routine finds that the node loses. Loses The tied-codeword routine finds that the node wins. Wins The tied-codeword routine finds that the keys are equal. Equal Branch Branches to terminate at 118A on sequence break.

Figure A-9 (Part 2 of 2). Abbreviated Trace of Main Merge Processing

No comp

No compare.

Appendix B. Lists of Instructions

The following figures list instructions by name, mnemonic, and operation code. Some models may offer instructions that do not appear in the figures, such as those provided for assists or as part of special or custom features.

The operation code for the interpretive execution facility is not included in this appendix. See the publication *IBM System/370 Extended Architecture Interpretive Execution*, SA22-7095, for the operation code associated with that facility.

The operation code 00 hex with a two-byte instruction format is allocated for use by the program when an indication of an invalid operation is required. It is improbable that this operation code will ever be assigned to an instruction implemented in the CPU.

Explanation of Symbols in "Characteristics" and "Page" Columns:

- ¢ Causes serialization and checkpoint synchronization.
- ¢¹ Causes serialization and checkpoint synchronization when the M¹ and R₂ fields contain all ones and all zeros, respectively.
- ¢² Causes serialization and checkpoint synchronization when the state entry to be unstacked is a program-call state entry.
- \$ Causes serialization.
- A Access exceptions for logical addresses.
- A¹ Access exceptions; not all access exceptions may occur; see instruction description for details.
- Al Access exceptions for instruction address.
- AS ASN-translation-specification and specialoperation exceptions.
- AT ASN-translation-specification exception.
- B PER branch event.
- B₁ B₁ field designates an access register in the access-register mode.
- B₂ B₂ field designates an access register in the access-register mode.
- BP B₂ field designates an access register when PSW bits 16 and 17 have the value 01
- C Condition code is set.
- Da AFP-register data exception.

- Db BFP-instruction data exception.
- Dd Decimal-operand data exception.
- DF Decimal-overflow exception.
- DK Decimal-divide exception.
- DM Depending on the model, DIAGNOSE may generate various program exceptions and may change the condition code
- E E instruction format.
- E2 Extended-translation facility 2.
- EO HFP-exponent-overflow exception.
- ES Expanded-storage facility.
- EU HFP-exponent-underflow exception.
- EX Execute exception.
- FC Designation of access registers depends on the function code of the instruction.
- FK HFP-floating-point-divide exception.
- G0 Instruction execution includes the implied use of general register 0.
- G1 Instruction execution includes the implied use of general register 1.
- G2 Instruction execution includes the implied use of general register 2.
- G4 Instruction execution includes the implied use of general register 4.
- GM Instruction execution includes the implied use of multiple general registers.
- GS Instruction execution includes the implied use of general register 1 as the subsystem-identification word.
- IF Fixed-point-overflow exception.
- II Interruptible instruction.
- IK Fixed-point-divide exception.
- IS Interruptible instruction and specialoperation exception.
- I1 Access register 1 is implicitly designated in the access-register mode.
- Access register 4 is implicitly designated in the access-register mode.
- L New condition code is loaded.
- LS HFP-significance exception.
- MD Designation of access registers in the access-register mode is model-dependent.
- MO Monitor event.
- N Instruction is new in z/Architecture as compared to ESA/390.
- N3 Instruction is new in z/Architecture and has been added to ESA/390.
- OP Operand exception.

© Copyright IBM Corp. 1990-2001

Q Privileged-operation exception for semi-privileged instructions. unconditionally. R1 R1 field designates an access register in the access-register mode. U2 R2 field designates an access register unconditionally, and R2 field designates an access register unconditionally, and R2 field designates an access register unconditionally, and R2 field designates an access register unconditionally, and R2 field designates an access register unconditionally, and R2 field designates an access register unconditionally, and R2 field designates an access register in the access-register mode. RI RI instruction format. WE Space-switch event. RIL instruction format. Xi IEEE invalid-operation condition. RRE RRE instruction format. Xu IEEE underflow condition. RRF RRF instruction format. Xx IEEE underflow condition. RRF RRF instruction format. Xx IEEE invalid-operation condition. RSF RSE instruction format. Xx IEEE invalid-operation. RSE RSE instruction format. Xz IEEE division-by-zero condition. RXF RXF instruction format. Xz RXE instruction format. Xz RSE instruction format. Xz RXE instruction format. Xz RS pecial-operation, stack-full, and stack-specification exceptions.	Р	Privileged-operation exception.	U1	R ₁ field designates an access register
R₁ field designates an access register in the access-register mode. R₂ field designates an access register in the access-register mode. R₂ field designates an access register in the access-register mode. RI RI instruction format. RIE RII instruction format. RRE RRI instruction format. RRE RRE instruction format. RRF RRF instruction format. RSF RSF instruction format. RSF RSE instruction format. RSF RSE instruction format. RSF RSE instruction format. RSF RSE instruction format. RSF RSE instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF Special operation, stack-empty, stack-specification, and stack-type exceptions. SSF Special-operation exception. SSP Special-operation exception. SSP Special-operation exception. SSP Special-operation exception. SSP SSP instruction format. SSF SSF instruction format. SSF SP Special-operation exception. SSP SSP instruction format. SSF SP Special-operation exception. SSP SSP instruction format. SSP Special-operation exception. SSP SSP instruction format. SSP SP Special-operation exception. SSP SSP instruction format. SSP SP Special-operation exception. SSP SP	Q	Privileged-operation exception for semi-		
the access-register mode. R₂ field designates an access register in the access-register mode. RI RI instruction format. RIE RIE instruction format. RIE RIE instruction format. RIE RRF instruction format. RSF RRF instruction format. RSF RRF instruction format. RSF RSF instruction format. RSE RSE instruction format. RSE RSE instruction format. RXE RXE instruction format. RXE RXE instruction format. SS S SS instruction format. SS S SS instruction format. SS SS SS instruction format. SS SS instruction format. SS SS instruction format. SS SS instruction format. SS SS instruction format. SS SS instruction format. SS SS instruction format. SS SS SS instruction format. SS SS instruction format. SS SS instruction format. SS SS instruction format. SS SS instruction format. SS SS instruction format. SS SS instruction format. SS SS SS instruction format. SS SS instruction format. SS SS instruction format. SS SS instruction format. SS SS instruction format. SS SS instruction format. SS SS instruction format. SS SS i		privileged instructions.	U2	R ₂ field designates an access register
R2 R2 field designates an access register in the access-register mode. RI RI instruction format. RIE RIE instruction format. RR RR instruction format. RR RR instruction format. RRF RRE instruction format. RRF RRE instruction format. RRF RRE instruction format. RRF RRF instruction format. RS RS instruction format. RS RS instruction format. RS RS instruction format. RS RS instruction format. RS RS instruction format. RSE RSE instructio	Rı	R ₁ field designates an access register in		unconditionally.
the access-register mode. RI RI instruction format. RIE RIE instruction format. RIL RIL instruction format. RR RR instruction format. RR RR instruction format. RR RR instruction format. RR RR instruction format. RRF RRF instruction format. RS RS instruction format. RS RS instruction format. RS RS instruction format. RS RS instruction format. RS RS instruction format. RS RS instruction format. RS RS instruction format. RY RX RX instruction format. RXF RXF instruction format. RXF RXF instruction format. SS Special operation, stack-empty, stack-specification, and stack-type exceptions. SF Special-operation, stack-full, and stack-specification exceptions. SI Instruction format. SP Special-operation exception. SP Specification exception. SP S		the access-register mode.	UB	R ₁ and R ₃ fields designate access regis-
RI RIE instruction format. RIE RIE instruction format. RIL RIIL instruction format. RR RR RR instruction format. RRE RRE instruction format. RRF RRF instruction format. RSF RRF instruction format. RSF RS instruction format. RSF RS instruction format. RSE RSE instruction format. RSE RSE instruction format. RSE RSE instruction format. RSE RSE instruction format. RSE RSE instruction format. RSF RXF instruction format. RSF RXF instruction format. RSF RSF instruction format. RSF	R ₂	R ₂ field designates an access register in		ters unconditionally, and B2 field desig-
RIE RIE instruction format. RIL RIL instruction format. RR RR instruction format. RRE RRE instruction format. RRF RRF instruction format. RSF RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format. RSF RSF instruction format.		the access-register mode.		nates an access register in the
RIL RIL instruction format. RR RR instruction format. RRE RRE instruction format. RRF RRF instruction format. RSF RRF instruction format. RSF RRF instruction format. RSF RRF instruction format. RSF RSF instruction format. RSE RSE instruction format. RSE RSE instruction format. RX RX instruction format. RX RX instruction format. RXF RXF instruction format. SSF RSP Special operation, stack-empty, stack-specification, and stack-type exceptions. SI SI instruction format. SI SI Instruction fo	RI	RI instruction format.		access-register mode.
RRE RRE instruction format. RRF RRF instruction format. RSF RRF instruction format. RS RS instruction format. RSE RS instruction format. RSE RS instruction format. RSE RSE instruction format. RSE RSE instruction format. RSE RSE instruction format. RX RX instruction format. RX RX instruction format. RXF RXF instruction format. S Sinstruction format. S Special operation, stack-empty, stack-specification, and stack-type exceptions. SF Special-operation, stack-full, and stack-specification exceptions. SI Instruction format. SI Instruction format. SI SI instruction format. SQ HFP-square-root exception. SQ HFP-square-root exception. SSE SSE instruction format.	RIE	RIE instruction format.	WE	Space-switch event.
RRE RRE instruction format. RRF RRF instruction format. RS RS instruction format. RSE RSE instruction format. RSE RSE instruction format. RX RX instruction format. RX RX instruction format. RX RX instruction format. RXF RXE instruction format. RXF RXF instruction format. RXF RXF instruction format. SE Special operation, stack-empty, stack-specification, and stack-type exceptions. SF Special-operation, stack-full, and stack-specification exceptions. SF Special-operation exception. SI SI instruction format. SI SP Specification exception. SP Specification exception. SP Specification exception. SP Specification exception. SP Specification format. SSE SSE instruction format. SSE SSE instruction format. SSE SSE instruction format. SSE SP Special-operation exception. SP Specification exception. SP Specification exception. SP Specification exception. SP Special-operation exception. SP Special-operation exception. SP Specification exception. SSE instruction format. SSE SSE instruction format. SSE SSE instruction format. SSE SSE instruction format. SSE SP Specification exception. SP S	RIL	RIL instruction format.	Xi	IEEE invalid-operation condition.
RRF RRF instruction format. RS RS instruction format. RSE RSE instruction format. RX RX instruction format. RX RX instruction format. RX RX instruction format. RX RX instruction format. RX RX instruction format. RXF RXE instruction format. RXF RXF instruction format. S instruction format. S pecial operation, stack-empty, stack-specification, and stack-type exceptions. SF Special-operation, stack-full, and stack-specification exceptions. SF Special-operation exception. SP Specification excep	RR	RR instruction format.	Xo	IEEE overflow condition.
RS RS instruction format. RSE RSE instruction format. RX RX instruction format. RXE RXE instruction format. RXF RXF instruction format. RXF RXF instruction format. RXF RXF instruction format. S S instruction format. S Special operation, stack-empty, stack-specification, and stack-type exceptions. SF Special-operation, stack-full, and stack-specification exceptions. SF Special-operation exception. SI Instruction format. SP Special-operation exception. SP Specification exception. SP Special-operation exception. S	RRE	RRE instruction format.	Xu	IEEE underflow condition.
RSE RSE instruction format. RX RX instruction format. RXE RXE instruction format. RXF RXF instruction format. S instruction format. SE Special operation, stack-empty, stack-specification, and stack-type exceptions. SF Special-operation, stack-full, and stack-specification exceptions. SF Special-operation exception. SI Instruction format. SP Specification exception. AFX-translation	RRF	RRF instruction format.	Xx	IEEE inexact condition.
RX RX instruction format. RXE RXE instruction format. RXF RXF instruction format. S S instruction format. SE Special operation, stack-empty, stack-specification, and stack-type exceptions. SF Special-operation, stack-full, and stack-specification exceptions. SI SI instruction format. SI SI instruction format. SP Special-operation exception. SP Specification except	RS	RS instruction format.	Xz	IEEE division-by-zero condition.
RXE RXE instruction format. RXF RXF instruction format. S instruction format. SE Special operation, stack-empty, stack-specification, and stack-type exceptions. SF Special-operation, stack-full, and stack-specification exceptions and space-switch event). SF Special-operation exceptions. SI instruction format. SO Special-operation exception. SP Specification exceptions and events for SET SEC-ONDARY ASN (which include AFX translation, ASX translation, secondary authority, and special operation). SP Special-operation exception and space-switch event). SP Specification exceptions for SET SEC-ONDARY ASN (which include AFX translation, ASX translation, Secondary authority, and special operation). SP SP Special-operation event. SP SP Specification exceptions and events for SET SEC-ONDARY ASN (which include AFX translation, ASX translation, Secondary authority, and special operation). SP SP SP SP SP SP SP SP SP SP SP SP SP S	RSE	RSE instruction format.	Z^1	Additional exceptions and events for
RXF RXF instruction format. S instruction format. SE Special operation, stack-empty, stack-specification, and stack-type exceptions. SF Special-operation, stack-full, and stack-specification exceptions and space-switch event). SF Special-operation, stack-full, and stack-specification exceptions and events for specification exceptions. SI Instruction format. SI SI instruction format. SP Special-operation exception. SP Specification exceptions for SET SEC-ONDARY ASN (which include AFX translation, ASX translation, secondary authority, and special operation). SP Specification exceptions and events for SPE SEC-ONDARY ASN (which include AFX translation, ASX-translation, ASX-translation, ASX-translation, ASX-translation, ASX-translation, ASX-translation, ASX-translation, Secondary-authority, Special-operation, stack-empty, stack-operation, stack-empty, stack-operation, and stack-type exceptions	RX	RX instruction format.		PROGRAM CALL (which include
S instruction format. SE Special operation, stack-empty, stack-specification, and stack-type exceptions. SF Special-operation, stack-full, and stack-specification exceptions and space-switch event). SF Special-operation, stack-full, and stack-specification exceptions and space-switch event). SI Instruction format. SI SI instruction format. SP Special-operation exception. SP Specification exceptions and events for SPROGRAM RETURN (which include AFX translation, ASX translation, Secondary authority, and special operation). SP Specification exception. SP Specification exceptions and events for SPROGRAM RETURN (which include AFX translation, ASX-translation, ASX-translation, ASX-translation, ASX-translation, ASX-translation, Secondary-authority, special-operation, stack-empty, stack-operation, stack-empty, stack-operation, and stack-full, and stack-specification exceptions and events for PROGRAM RETURN (which include AFX translation, ASX-translation, ASX-translation, ASX-translation, ASX-translation, ASX-translation, Secondary-authority, special-operation, stack-empty, stack-operation, stack-empty, stack-operation, and stack-specification exceptions and space-switch event). SP Special-operation exception exceptions and space-switch event). SP Special-operation exception and space-switch event). SP Special-operation exception exceptions and space-switch event. SP Special-operation exception exceptions and events for PROGRAM RETURN (which include AFX translation, ASX-translation,	RXE	RXE instruction format.		ASX-translation, EX-translation,
SE Special operation, stack-empty, stack-specification, and stack-type exceptions. SF Special-operation, stack-full, and stack-specification exceptions. SI SI instruction format. SO Special-operation exception. SP Specification exception. SP Special-operation exception. SP Special-operation format. SSE SSE instruction format. SSE SSE instruction format. SSE SSE instruction format. ST PER storage-alteration event. SU PER store-using-real-address event. SW Special-operation exception and space-switch event. T Trace exceptions (which include trace table, addressing, and low-address protection). Trace exceptions (which include trace table, addressing, and low-address protection).	RXF	RXF instruction format.		LX-translation, PC-translation-
specification, and stack-type exceptions. SF Special-operation, stack-full, and stack-specification exceptions. SI SI instruction format. SO Special-operation exception. SP Specification exception. SP Specification exception. SQ HFP-square-root exception. SS SS instruction format. SSE SSE instruction format. ST PER storage-alteration event. SU PER store-using-real-address event. SW Special-operation exception and space-switch event. T Trace exceptions (which include trace table, addressing, and low-address protection). Specification exceptions. Z2 Additional exceptions and events for exceptions and space-switch event. Z3 Additional exceptions for SET SEC-ONDARY ASN (which include AFX translation, ASX translation, secondary authority, and special operation). Z4 Additional exceptions and events for PROGRAM RETURN (which include AFX-translation, ASX-translation, Secondary-authority, special-operation, stack-empty, stack-operation, stack-specification, and stack-type exceptions	S	S instruction format.		specification, special-operation, stack-full,
SF Special-operation, stack-full, and stack- specification exceptions. SI SI instruction format. SO Special-operation exception. SP Specification exception. SQ HFP-square-root exception. SSE SSE instruction format. ST PER storage-alteration event. SU PER store-using-real-address event. SW Special-operation exception and space- switch event. T Trace exceptions (which include trace switch event. T Trace exceptions (which include trace table, addressing, and low-address pro- tection). SI SI instruction format. AFX-translation, ASX-translation, primary- authority, and special-operation exceptions for SET SEC- ONDARY ASN (which include AFX translation, ASX translation, secondary authority, and special operation). Z4 Additional exceptions and events for PROGRAM RETURN (which include AFX-translation, ASX-translation, secondary-authority, special-operation, stack-empty, stack-operation, stack- specification, and stack-type exceptions	SE			and stack-specification exceptions and
specification exceptions. SI SI instruction format. SO Special-operation exception. SP Specification exception. SQ HFP-square-root exception. SSE SS instruction format. ST PER storage-alteration event. SU PER store-using-real-address event. SW Special-operation exception and space-switch event. T Trace exceptions (which include trace suddle). SI SI instruction format. SP Special-operation exception. SP Special-operation exception. SP Special-operation exception. SP Special-operation format. SP Special-operation exception. SP Special-operation format. SP Special-operation exception. SP Special-operation exception and space-switch event. SP Special-operation exceptions and exceptions and events for PROGRAM RETURN (which include AFX-translation, ASX-translation, ASX-translation, ASX-translation, Secondary-authority, special-operation, stack-empty, stack-operation, stack-empty, stack-operation, stack-empty, stack-operation, and stack-type exceptions		•		•
SI SI instruction format. SP Special-operation exception. SP Specification exception. SQ HFP-square-root exception. SS SS instruction format. SSE SSE instruction format. ST PER storage-alteration event. SU PER store-using-real-address event. SW Special-operation exception and space-switch event. T Trace exceptions (which include trace table, addressing, and low-address protection). AFX-translation, ASX-translation, primary-authority, and special-operation exceptions and space-switch event. Z³ Additional exceptions (which include trace secondary authority, and special operation). Z⁴ Additional exceptions and events for PROGRAM RETURN (which include AFX-translation, ASX-translation, ASX-translation, Secondary-authority, special-operation, stack-empty, stack-operation, stack-specification, and stack-type exceptions	SF	·	Z^2	
SO Special-operation exception. SP Specification exception. SQ HFP-square-root exception. SS SS instruction format. SSE SSE instruction format. SU PER store-using-real-address event. SW Special-operation exception and space-switch event. T Trace exceptions (which include trace suitch event. T Trace exceptions (which include trace table, addressing, and low-address protable.) SP Special-operation exception. SQ HFP-square-root exception. Z3 Additional exceptions for SET SEC-ONDARY ASN (which include AFX translation, ASX translation, secondary authority, and special operation). Z4 Additional exceptions and events for PROGRAM RETURN (which include AFX-translation, ASX-translation, secondary-authority, special-operation, stack-empty, stack-operation, stack-specification, and stack-type exceptions		·		PROGRAM TRANSFER (which include
SP Specification exception. SQ HFP-square-root exception. SS SS instruction format. SSE SSE instruction format. ST PER storage-alteration event. SU PER store-using-real-address event. SW Special-operation exception and space-switch event. T Trace exceptions (which include trace suitch event. T Trace exceptions (which include trace table, addressing, and low-address protection). SP Specification exception. Z3 Additional exceptions for SET SEC-ONDARY ASN (which include AFX translation, addition, assuments for SET SEC-ONDARY ASN (which include AFX translation, addition, assuments for SET SEC-ONDARY ASN (which include AFX translation, additional exceptions and events for SET SEC-ONDARY ASN (which include AFX translation, additional exceptions and special operation). Z4 Additional exceptions and special operation). Z4 Additional exceptions and special operation, addition, and special operation, secondary authority, special-operation, stack-empty, stack-operation, stack-empty, stack-operation, and stack-type exceptions	SI	SI instruction format.		AFX-translation, ASX-translation, primary-
SQ HFP-square-root exception. SS SS instruction format. SSE SSE instruction format. ST PER storage-alteration event. SU PER store-using-real-address event. SW Special-operation exception and space-switch event. T Trace exceptions (which include trace table, addressing, and low-address protection). Z3 Additional exceptions for SET SEC-ONDARY ASN (which include AFX translation, addition, assument and special operation). Z4 Additional exceptions and events for PROGRAM RETURN (which include AFX-translation, assument		·		authority, and special-operation
SS SS instruction format. SSE SSE instruction format. ST PER storage-alteration event. SU PER store-using-real-address event. SW Special-operation exception and space-switch event. T Trace exceptions (which include trace table, addressing, and low-address protection). SSE instruction format. SASN (which include AFX translation, accondary authority, and special operation). SV Special-operation exception and space-switch event. Trace exceptions (which include trace secondary-authority, special-operation, stack-empty, stack-operation, stack-empty, stack-operation, and stack-type exceptions		·		· · · · · · · · · · · · · · · · · · ·
SSE SSE instruction format. PER storage-alteration event. SU PER store-using-real-address event. SW Special-operation exception and space-switch event. T Trace exceptions (which include trace table, addressing, and low-address protection). Iation, ASX translation, secondary authority, and special operation). Z4 Additional exceptions and events for PROGRAM RETURN (which include AFX-translation, ASX-translation, secondary authority, and special operation, secondary secondary-authority, special-operation, stack-empty, stack-operation, stack-specification, and stack-type exceptions			Z^3	·
ST PER storage-alteration event. SU PER store-using-real-address event. SW Special-operation exception and space-switch event. T Trace exceptions (which include trace table, addressing, and low-address protection). Additional exceptions and events for PROGRAM RETURN (which include AFX-translation, ASX-translation, secondary-authority, special-operation, stack-empty, stack-operation, stack-specification, and stack-type exceptions				•
SU PER store-using-real-address event. Z4 Additional exceptions and events for Special-operation exception and space-switch event. Trace exceptions (which include trace table, addressing, and low-address protection). Z4 Additional exceptions and events for PROGRAM RETURN (which include AFX-translation, associated asso				,
SW Special-operation exception and space- switch event. PROGRAM RETURN (which include AFX-translation, ASX-translation, ascendary-authority, special-operation, stack-empty, stack-operation, stack-tection).		•		· · · · · · · · · · · · · · · · · · ·
switch event. Trace exceptions (which include trace table, addressing, and low-address protection). AFX-translation, ASX-translation, secondary-authority, special-operation, stack-empty, stack-operation, stack-specification, and stack-type exceptions			Z ⁴	·
T Trace exceptions (which include trace secondary-authority, special-operation, table, addressing, and low-address protection). stack-empty, stack-operation, stack-empty, stack-operation, and stack-type exceptions	SW			,
table, addressing, and low-address pro- tection). stack-empty, stack-operation, stack- specification, and stack-type exceptions				
tection). specification, and stack-type exceptions	T	·		
		· · · · · · · · · · · · · · · · · · ·		
U Condition code is unpredictable. and space-switch event).		,		
	U	Condition code is unpredictable.		and space-switch event).

Name	Mne- monic					Cł	nara	acte	eristi	cs						Op Code	Page No.
ADD (extended BFP) ADD (long BFP) ADD (long BFP) ADD (short BFP) ADD (short BFP)	AXBR ADBR ADB AEBR AEB	RRE RRE RXE RRE RXE	C C C		A A	SP	Db Db Db Db Db	Xi Xi Xi	Xo Xo Xo	Xu Xu Xu Xu Xu	Xx Xx Xx					B31A ED1A B30A	19-18 19-18 19-18 19-18 19-18
ADD (32) ADD (32) ADD (64<32) ADD (64<32) ADD (64)	AR A AGFR AGF AGR	RR RX RRE RXE RRE	С	N N N	A A			IF IF IF IF								1A 5A B918 E318 B908	
ADD (64) ADD DECIMAL ADD HALFWORD ADD HALFWORD IMMEDIATE (32) ADD HALFWORD IMMEDIATE (64)	AG AP AH AHI AGHI	RXE SS RX RI RI	C C C C	N N	A A A		Dd	IF DF IF IF					ST	Bı	B2	E308 FA 4A A7A A7B	7-16 8-5 7-16 7-16 7-16
ADD LOGICAL (32) ADD LOGICAL (32) ADD LOGICAL (64<32) ADD LOGICAL (64<32) ADD LOGICAL (64)	ALR AL ALGFR ALGF ALGR	RR RX RRE RXE RRE	С	N N N	A A											1E 5E B91A E31A B90A	7-17
ADD LOGICAL (64) ADD LOGICAL WITH CARRY (32) ADD LOGICAL WITH CARRY (32) ADD LOGICAL WITH CARRY (64) ADD LOGICAL WITH CARRY (64)	ALG ALCR ALC ALCGR ALCGR	RXE RRE RXE RRE RXE	C C C	N N N N	A A A										B2	E30A B998 E398 B988 E388	7-17 7-17 7-17
ADD NORMALIZED (extended HFP) ADD NORMALIZED (long HFP) ADD NORMALIZED (long HFP) ADD NORMALIZED (short HFP) ADD NORMALIZED (short HFP)	AXR ADR AD AER AE	RR RR RX RR RX	C C C C		A A	SP	Da Da	EU EU EU	E0 E0	LS LS LS LS						36 2A 6A 3A 7A	18-8 18-8 18-8 18-8 18-8
ADD UNNORMALIZED (long HFP) ADD UNNORMALIZED (long HFP) ADD UNNORMALIZED (short HFP) ADD UNNORMALIZED (short HFP) AND (character)	AWR AW AUR AU NC	RR RX RR RX SS	C C C C		A A A		Da Da Da Da		E0 E0 E0 E0	LS LS LS			ST	B ₁	B2	2E 6E 3E 7E D4	18-9 18-9 18-9 18-9 7-18
AND (immediate) AND (32) AND (32) AND (64) AND (64)	NI NR N NGR	SI RR RX RRE RXE		N N	A A A								ST	B1		94 14 54 B980 E380	7-18 7-18 7-18 7-18 7-18
AND IMMEDIATE (high high) AND IMMEDIATE (high low) AND IMMEDIATE (low high) AND IMMEDIATE (low low) BRANCH AND LINK	NIHH NIHL NILH NILL BALR	RI RI RI RI RR	C C C	N N N				T				В				A54 A55 A56 A57 05	7-19 7-19 7-19 7-19 7-19

Figure B-1 (Part 1 of 13). Instructions Arranged by Name

Name	Mne- monic				Cł	nara	cter	rist	ics				Op Code	Page No.
BRANCH AND LINK BRANCH AND SAVE BRANCH AND SAVE BRANCH AND SAVE BRANCH AND SAVE AND SET MODE BRANCH AND SET AUTHORITY	BAL BASR BAS BASSM BSA	RX RR RX RR RRE		Q A¹			T T T			B B B B			45 0D 4D 0C B25A	7-19 7-20 7-20 7-21 10-6
BRANCH AND SET MODE BRANCH AND STACK BRANCH IN SUBSPACE GROUP BRANCH ON CONDITION BRANCH ON CONDITION	BSM BAKR BSG BCR BC	RR RRE RRE RR RX		A1 A1		Z ⁵ S0	T	1		В В В В	ST	R2		7-22 10-10 10-13 7-23 7-23
BRANCH ON COUNT (32) BRANCH ON COUNT (32) BRANCH ON COUNT (64) BRANCH ON COUNT (64) BRANCH ON INDEX HIGH (32)	BCTR BCT BCTGR BCTG BXH	RR RX RRE RXE RS	N N							В В В В			06 46 B946 E346 86	7-24 7-24 7-24 7-24 7-24
BRANCH ON INDEX HIGH (64) BRANCH ON INDEX LOW OR EQUAL (32) BRANCH ON INDEX LOW OR EQUAL (64) BRANCH RELATIVE AND SAVE BRANCH RELATIVE AND SAVE LONG	BXHG BXLE BXLEG BRAS BRASL	RSE RS RSE RI RIL	N N N3							B B B B			EB44 87 EB45 A75 C05	7-24 7-25 7-25 7-26 7-26
BRANCH RELATIVE ON CONDITION BRANCH RELATIVE ON CONDITION LONG BRANCH RELATIVE ON COUNT (32) BRANCH RELATIVE ON COUNT (64) BRANCH RELATIVE ON INDEX HIGH (32)	BRC BRCL BRCT BRCTG BRXH	RI RIL RI RI RSI	N3 N							В В В В			A74 C04 A76 A77 84	7-26 7-26 7-27 7-27 7-28
BRANCH RELATIVE ON INDEX HIGH (64) BRANCH RELATIVE ON INDEX L OR E (32) BRANCH RELATIVE ON INDEX L OR E (64) CANCEL SUBCHANNEL CHECKSUM	BRXHG BRXLE BRXLG XSCH CKSM	RSI		P A	SP	OP	¢	: G	S	B B B		R2	85 EC45	7-28 7-28 7-28 14-4 7-29
CLEAR SUBCHANNEL COMPARE (extended BFP) COMPARE (extended HFP) COMPARE (long BFP) COMPARE (long BFP)	CSCH CXBR CXR CDBR CDB	S C RRE C RRE C RRE C RXE C		P A		OP Db Da Db Db	Xi Xi	: G	S			B2	B349 B369 B319	14-4 19-23 18-10 19-23 19-23
COMPARE (long HFP) COMPARE (long HFP) COMPARE (short BFP) COMPARE (short BFP) COMPARE (short HFP)	CDR CD CEBR CEB CER	RR C RX C RRE C RXE C RR C		A		Da Da Db Db Da						Ī		18-10 18-10 19-23 19-23 18-10
COMPARE (short HFP) COMPARE (32) COMPARE (32) COMPARE (64<32) COMPARE (64<32)	CE CR C CGFR CGF	RX C RR C RX C RRE C RXE C	N	A A A		Da						B ₂	79 19 59 B930 E330	18-10 7-33 7-33 7-33 7-33

Figure B-1 (Part 2 of 13). Instructions Arranged by Name

Name	Mne- monic					Cł	naracter	ristics				Op Code	Page No.
COMPARE (64) COMPARE (64) COMPARE AND FORM CODEWORD COMPARE AND SIGNAL (extended BFP) COMPARE AND SIGNAL (long BFP)	CGR CG CFC KXBR KDBR	RRE RXE S RRE RRE	C C C	N N	A A	SP SP	II Db Xi Db Xi	GM		I1		E320 B21A B348	7-38 7-33 7-33 19-24 19-24
COMPARE AND SIGNAL (long BFP) COMPARE AND SIGNAL (short BFP) COMPARE AND SIGNAL (short BFP) COMPARE AND SWAP (32) COMPARE AND SWAP (64)	KDB KEBR KEB CS CSG	RXE RRE RXE RS RSE	C C C	N	A A A	SP SP	Db Xi Db Xi Db Xi		S		B2 B2	B308	19-24 19-24 19-24 7-40 7-40
COMPARE AND SWAP AND PURGE COMPARE DECIMAL COMPARE DOUBLE AND SWAP (32) COMPARE DOUBLE AND SWAP (64) COMPARE HALFWORD	CSP CP CDS CDSG CH	RRE SS RS RSE RX	C C C	N	P A ¹ A A A	SP SP SP	Dd \$	S	S S S	Bı T	B2 B2 B2		10-18 8-6 7-40 7-40 7-42
COMPARE HALFWORD IMMEDIATE (32) COMPARE HALFWORD IMMEDIATE (64) COMPARE LOGICAL (character) COMPARE LOGICAL (immediate) COMPARE LOGICAL (32)	CHI CGHI CLC CLI CLR	RI RI SS SI RR	C C C C	N	A A					B1 B1	B2	A7E A7F D5 95	7-42 7-42 7-43 7-43 7-42
COMPARE LOGICAL (32) COMPARE LOGICAL (64<32) COMPARE LOGICAL (64<32) COMPARE LOGICAL (64) COMPARE LOGICAL (64)	CL CLGFR CLGF CLGR CLG		C C	N N N	A A A						В2	E331	7-4 3
COMPARE LOGICAL C. UNDER MASK (high) COMPARE LOGICAL C. UNDER MASK (low) COMPARE LOGICAL LONG COMPARE LOGICAL LONG EXTENDED COMPARE LOGICAL LONG UNICODE	CLMH CLM CLCL CLCLE CLCLU		C C C	N E2	A A A A	SP SP SP	II			Rı	B2 R2 R3		7-4 3 7-4 4 7-4 6
COMPARE LOGICAL STRING COMPARE UNTIL SUBSTRING EQUAL COMPRESSION CALL CONVERT BFP TO HFP (long) CONVERT BFP TO HFP (short to long)	CLST CUSE CMPSC THDR THDER	RRE	C C C		A A A	SP SP SP	II II Dd Da Da	GO GM GM	S	Rı	R2	B25D B257 B263 B359 B358	7-5 7-58 9-8
CONVERT FROM FIXED (32 to ext. BFP) CONVERT FROM FIXED (32 to ext. HFP) CONVERT FROM FIXED (32 to long BFP) CONVERT FROM FIXED (32 to long HFP) CONVERT FROM FIXED (32 to short BFP)	CXFBR CXFR CDFBR CDFR CEFBR	RRE RRE RRE					Db Da Db Da Db		Xx			B3B6 B395 B3B5	19-26 18-11 19-26 18-11 19-26
CONVERT FROM FIXED (32 to short HFP) CONVERT FROM FIXED (64 to ext. BFP) CONVERT FROM FIXED (64 to ext. HFP) CONVERT FROM FIXED (64 to long BFP) CONVERT FROM FIXED (64 to long HFP)	CEFR CXGBR CXGR CDGBR CDGR	RRE		N N N			Da Db Da Db Da		Xx			B3A6 B3C6 B3A5	18-11 19-26 18-11 19-26 18-11

Figure B-1 (Part 3 of 13). Instructions Arranged by Name

Name	Mne- monic					С	hara	acte	eris	tic	:s					Op Code	Page No.
CONVERT FROM FIXED (64 to short BFP) CONVERT FROM FIXED (64 to short HFP) CONVERT HFP TO BFP (long to short) CONVERT HFP TO BFP (long) CONVERT TO BINARY (32)	CEGBR CEGR TBEDR TBDR CVB	RRE RRE RRF RRF RX		N N	А		Db Da Da Da Da Dd		IK			Xx			B2		
CONVERT TO BINARY (64) CONVERT TO DECIMAL (32) CONVERT TO DECIMAL (64) CONVERT TO FIXED (ext. BFP to 32) CONVERT TO FIXED (ext. BFP to 64)	CVBG CVD CVDG CFXBR CGXBR			N N N	A A A	SP SP	Dd Db Db		IK			Xx Xx	ST ST		B2		7-70
CONVERT TO FIXED (ext. HFP to 32) CONVERT TO FIXED (ext. HFP to 64) CONVERT TO FIXED (long BFP to 32) CONVERT TO FIXED (long BFP to 64) CONVERT TO FIXED (long HFP to 32)	CFXR CGXR CFDBR CGDBR CFDR		C C	N N		SP SP SP						Xx Xx				B3CA B399 B3A9	18-11 18-11 19-26 19-26 18-11
CONVERT TO FIXED (long HFP to 64) CONVERT TO FIXED (short BFP to 32) CONVERT TO FIXED (short BFP to 64) CONVERT TO FIXED (short HFP to 32) CONVERT TO FIXED (short HFP to 64)	CGDR CFEBR CGEBR CFER CGER		C C C	N N N		SP SP SP	Da Db Db Da Da					Xx Xx				B398 B3A8 B3B8	18-11 19-26 19-26 18-11 18-11
CONVERT UNICODE TO UTF-8 CONVERT UTF-8 TO UNICODE COPY ACCESS DIAGNOSE DIVIDE (extended BFP)	CUUTF CUTFU CPYA DXBR				A A P DI		Db	Xi	Xz	Xo	Xu	Хх		R ₁ U ₁	R2 U2	B2A6 B2A7 B24D 83 B34D	7-7 4
DIVIDE (extended HFP) DIVIDE (long BFP) DIVIDE (long BFP) DIVIDE (long HFP) DIVIDE (long HFP)	DXR DDBR DDB DDR DD	RRE RRE RXE RR RX			A	SP	Db Db Da	Xi Xi EU	E0 Xz Xz E0 E0	Xo Xo FK					B2 B2	B31D ED1D 2D	18-12 19-29 19-29 18-12 18-12
DIVIDE (short BFP) DIVIDE (short BFP) DIVIDE (short HFP) DIVIDE (short HFP) DIVIDE (32<64)	DEBR DEB DER DE DE	RRE RXE RR RX RR			A A	SP	Db Da Da	Xi EU	Xz Xz E0 E0 IK	Xo FK							19-29 19-29 18-12 18-12 7-77
DIVIDE (32<64) DIVIDE DECIMAL DIVIDE LOGICAL (32<64) DIVIDE LOGICAL (32<64) DIVIDE LOGICAL (64<128)	D DP DLR DL DLGR	RX SS RRE RXE RRE		N3 N3 N	A A A	SP SP SP SP	Dd		IK DK IK IK IK				ST	В1	B2	B997 E397	7-77 8-6 7-78 7-78 7-78
DIVIDE LOGICAL (64<128) DIVIDE SINGLE (64<32) DIVIDE SINGLE (64<32) DIVIDE SINGLE (64) DIVIDE SINGLE (64)	DLG DSGFR DSGF DSGR DSG	RXE RRE RXE RRE RXE		N N N N	A A A	SP SP SP			IK IK IK IK IK						B2	E387 B91D E31D B90D E30D	7-78 7-78 7-78

Figure B-1 (Part 4 of 13). Instructions Arranged by Name

Name	Mne- monic						Cł	nara	cter	isti	cs					Op Code	Page No.
DIVIDE TO INTEGER (long BFP) DIVIDE TO INTEGER (short BFP) EDIT EDIT AND MARK EXCLUSIVE OR (character)	DIDBR DIEBR ED EDMK XC					A A A	SP SP	Db Db Dd Dd		G1	Xu Xu	S S S	Т∣В	31	B2	B35B B353 DE DF D7	19-29 19-29 8-7 8-9 7-79
EXCLUSIVE OR (immediate) EXCLUSIVE OR (32) EXCLUSIVE OR (32) EXCLUSIVE OR (64) EXCLUSIVE OR (64)	XI XR X XGR XGR	SI RR RX RRE RXE		N N		A A A						S	TB			97 17 57 B982 E382	
EXECUTE EXTRACT ACCESS EXTRACT AND SET EXTENDED AUTHORITY EXTRACT FPC EXTRACT PRIMARY ASN	EX EAR ESEA EFPC EPAR	RX RRE RRE RRE RRE		N	P Q	AI	SP	Db S0		EX					U2	B38C	7-80 7-81 10-20 19-33 10-20
EXTRACT PSW EXTRACT SECONDARY ASN EXTRACT STACKED REGISTERS (32) EXTRACT STACKED REGISTERS (64) EXTRACT STACKED STATE	EPSW ESAR EREG EREGG ESTA	RRE RRE RRE RRE RRE	С	N3	Q	A ¹ A ¹ A ¹	SP	SO SE SE SE								B90E	
HALT SUBCHANNEL HALVE (long HFP) HALVE (short HFP) INSERT ADDRESS SPACE CONTROL INSERT CHARACTER	HSCH HDR HER IAC IC	S RR RR RRE RX	C C		P Q	A		OP Da Da SO		GS					В2	B231 24 34 B224 43	14-5 18-13 18-13 10-26 7-81
INSERT CHARACTERS UNDER MASK (high) INSERT CHARACTERS UNDER MASK (low) INSERT IMMEDIATE (high high) INSERT IMMEDIATE (high low) INSERT IMMEDIATE (low high)	ICMH ICM IIHH IIHL IILH	RSE RS RI RI RI	C C	N N N		A A										EB80 BF A50 A51 A52	7-82 7-82 7-82 7-82 7-82 7-83
INSERT IMMEDIATE (low low) INSERT PROGRAM MASK INSERT PSW KEY INSERT STORAGE KEY EXTENDED INSERT VIRTUAL STORAGE KEY	IILL IPM IPK ISKE IVSK	RI RRE S RRE RRE		N	1	A ¹ A ¹		S0		G2					R2	B229	7-88 7-83 10-27 10-27 10-28
INVALIDATE PAGE TABLE ENTRY LOAD (extended) LOAD (long) LOAD (long) LOAD (short)	IPTE LXR LDR LD LER	RRE RRE RR RX RR			Р	A¹ A	SP	Da Da Da Da	\$						B2	B221 B365 28 68 38	10-29 9-10 9-10 9-10 9-10
LOAD (short) LOAD (32) LOAD (32) LOAD (64<32) LOAD (64<32)	LE LR L LGFR LGF	RX RR RX RRE RXE		N N		A A A		Da							B2	78 18 58 B914 E314	

Figure B-1 (Part 5 of 13). Instructions Arranged by Name

Name	Mne- monic					CI	naracter	istics		Op Code	Page No.
LOAD (64) LOAD (64) LOAD ACCESS MULTIPLE LOAD ADDRESS LOAD ADDRESS EXTENDED	LGR LG LAM LA LAE	RRE RXE RS RX RX		N N	A A	SP				E304 9A 41	7-88 7-83 7-84 7-84 7-84
LOAD ADDRESS RELATIVE LONG LOAD ADDRESS SPACE PARAMETERS LOAD AND TEST (extended BFP) LOAD AND TEST (extended HFP) LOAD AND TEST (long BFP)	LARL LASP LTXBR LTXR LTDBR	RRE	C C	N3	P A ¹	SP	SO Db Xi Da Db Xi		В1	B342 B362	7-85 10-30 19-34 18-14 19-34
LOAD AND TEST (long HFP) LOAD AND TEST (short BFP) LOAD AND TEST (short HFP) LOAD AND TEST (32) LOAD AND TEST (64<32)	LTDR LTEBR LTER LTR LTGFR	RR RR	C C C	N			Da Db Xi Da			32 12	18-14 19-34 18-14 7-86 7-86
LOAD AND TEST (64) LOAD COMPLEMENT (extended BFP) LOAD COMPLEMENT (extended HFP) LOAD COMPLEMENT (long BFP) LOAD COMPLEMENT (long HFP)	LTGR LCXBR LCXR LCDBR LCDR	RRE	C C C	N		SP SP				B343 B363	7-86 19-34 18-14 19-34 18-14
LOAD COMPLEMENT (short BFP) LOAD COMPLEMENT (short HFP) LOAD COMPLEMENT (32) LOAD COMPLEMENT (64<32) LOAD COMPLEMENT (64)	LCEBR LCER LCR LCGFR LCGR	RR RR	C C C	N N			Db Da IF IF IF			33 13 B913	19-34 18-14 7-86 7-86 7-86
LOAD CONTROL (32) LOAD CONTROL (64) LOAD FP INTEGER (extended BFP) LOAD FP INTEGER (extended HFP) LOAD FP INTEGER (long BFP)	LCTL LCTLG FIXBR FIXR FIDBR	RRF RRE		N	P A	SP	Db Xi Da Db Xi	Xx Xx		B347 B367	10-39 10-39 19-35 18-15 19-35
LOAD FP INTEGER (long HFP) LOAD FP INTEGER (short BFP) LOAD FP INTEGER (short HFP) LOAD FPC LOAD HALFWORD (32)	FIDR FIEBR FIER LFPC LH	RRE RRF RRE S			A	SP SP	Da Db Xi Da Db	Xx		B357 B377	18-15 19-35 18-15 19-36 7-87
LOAD HALFWORD (64) LOAD HALFWORD IMMEDIATE (32) LOAD HALFWORD IMMEDIATE (64) LOAD LENGTHENED (long to ext. BFP) LOAD LENGTHENED (long to ext. BFP)	LGH LHI LGHI LXDBR LXDB	RXE RI RI RRE RXE		N N	A		Db Xi Db Xi			A79 B305	7-87 7-87 7-87 19-37 19-37
LOAD LENGTHENED (long to ext. HFP) LOAD LENGTHENED (long to ext. HFP) LOAD LENGTHENED (short to ext. BFP) LOAD LENGTHENED (short to ext. BFP) LOAD LENGTHENED (short to ext. HFP)	LXDR LXD LXEBR LXEB LXER	RRE RXE RRE RXE RXE			A	SP SP SP	Da Da Db Xi Db Xi Da			ED25 B306 ED06	18-15 18-15 19-37 19-37 18-15

Figure B-1 (Part 6 of 13). Instructions Arranged by Name

Name	Mne- monic					Cł	naracteristics		Op Code	Page No.
LOAD LENGTHENED (short to ext. HFP) LOAD LENGTHENED (short to long BFP) LOAD LENGTHENED (short to long BFP) LOAD LENGTHENED (short to long HFP) LOAD LENGTHENED (short to long HFP)	LXE LDEBR LDEB LDER LDE	RXE RRE RXE RRE RXE			A A	SP	Da Db Xi Db Xi Da Da	B2	B304 ED04 B324	18-15 19-37 19-37 18-15 18-15
LOAD LOGICAL (64<32) LOAD LOGICAL (64<32) LOAD LOGICAL CHARACTER LOAD LOGICAL HALFWORD LOAD LOGICAL IMMEDIATE (high high)	LLGFR LLGF LLGC LLGH LLIHH	RXE RXE RXE		N N N N	A A A			B2	B916 E316 E390 E391 A5C	7-87 7-87
LOAD LOGICAL IMMEDIATE (high low) LOAD LOGICAL IMMEDIATE (low high) LOAD LOGICAL IMMEDIATE (low low) LOAD LOGICAL THIRTY ONE BITS LOAD LOGICAL THIRTY ONE BITS	LLIHL LLILH LLILL LLGTR LLGT	RI RI		N N N N	А			B2	A5D A5E A5F B917 E317	7-88 7-88 7-88 7-88 7-88
LOAD MULTIPLE (32) LOAD MULTIPLE (64) LOAD MULTIPLE DISJOINT LOAD MULTIPLE HIGH LOAD NEGATIVE (extended BFP)	LM LMG LMD LMH LNXBR	RS RSE SS RSE RRE (N N N	A A A	SP	Db	B2 B2 B2 B4 B2	EB04 EF EB96	7-89
LOAD NEGATIVE (extended HFP) LOAD NEGATIVE (long BFP) LOAD NEGATIVE (long HFP) LOAD NEGATIVE (short BFP) LOAD NEGATIVE (short HFP)	LNXR LNDBR LNDR LNEBR LNER	RR (SP	Da Db Da Db Da		B311 21	18-16 19-37 18-16 19-37 18-16
LOAD NEGATIVE (32) LOAD NEGATIVE (64<32) LOAD NEGATIVE (64) LOAD PAIR FROM QUADWORD LOAD POSITIVE (extended BFP)	LNR LNGFR LNGR LPQ LPXBR	RRE (N N N	A	SP SP	Db	B2	B901 E38F	7-90 7-90 7-90 7-90 19-38
LOAD POSITIVE (extended HFP) LOAD POSITIVE (long BFP) LOAD POSITIVE (long HFP) LOAD POSITIVE (short BFP) LOAD POSITIVE (short HFP)	LPXR LPDBR LPDR LPEBR LPER	RR (SP	Da Db Da Db Da		B310 20	18-16 19-38 18-16 19-38 18-16
LOAD POSITIVE (32) LOAD POSITIVE (64<32) LOAD POSITIVE (64) LOAD PSW LOAD PSW EXTENDED	LPR LPGFR LPGR LPSW LPSWE	RRE (C C L	N N	P A P A	SP SP	IF IF IF ¢ ¢	B2 B2	B900 82	7-91 7-91 7-91 10-39 10-40
LOAD REAL ADDRESS (32) LOAD REAL ADDRESS (64) LOAD REVERSED (16) LOAD REVERSED (32) LOAD REVERSED (32)	LRA LRAG LRVH LRVR LRV	RX (RXE (RXE RRE RXE	C	N N3 N3 N3	P A ¹ P A ¹ A		S0	BP B2	B1 E303 E31F B91F E31E	7-91

Figure B-1 (Part 7 of 13). Instructions Arranged by Name

Name	Mne- monic						CI	nara	act	eris	sti	cs					Op Code	Page No.
LOAD REVERSED (64) LOAD REVERSED (64) LOAD ROUNDED (extended to long BFP) LOAD ROUNDED (extended to long HFP) LOAD ROUNDED (extended to long HFP)	LRVGR LRVG LDXBR LDXR LDXR LRDR	RXE		N N		Α	SP SP SP	Db Da Da	Xi	E0 E0	Хо	Xu	Xx			B2	B90F E30F B345 25 25	
LOAD ROUNDED (extended to short BFP) LOAD ROUNDED (extended to short HFP) LOAD ROUNDED (long to short BFP) LOAD ROUNDED (long to short HFP) LOAD ROUNDED (long to short HFP)	LEXBR LEXR LEDBR LEDR LRER	RRE					SP SP	Db Da Db Da Da		E0 E0 E0			Xx Xx				B366	19-38 18-17 19-38 18-17 18-17
LOAD USING REAL ADDRESS (32) LOAD USING REAL ADDRESS (64) LOAD ZERO (extended) LOAD ZERO (long) LOAD ZERO (short)	LURA LURAG LZXR LZDR LZER	RRE RRE RRE RRE RRE		N			SP SP SP	Da Da Da										9-11
MODIFY STACKED STATE MODIFY SUBCHANNEL MONITOR CALL MOVE (character) MOVE (immediate)	MSTA MSCH MC MVC MVI	RRE S SI SS SI	С		Р		SP SP SP	SE OP		¢	GS MO				B1 B1	B2 B2	B232 AF	10-46 14-7 7-92 7-93 7-93
MOVE INVERSE MOVE LONG MOVE LONG EXTENDED MOVE LONG UNICODE MOVE NUMERICS	MVCIN MVCL MVCLE MVCLU MVN	RR RS	C C C	E2		A A A A	SP SP SP	II							R1 R1 R1	B2 R2 R3 R2 B2	0E A8 EB8E	7-98 7-94 7-98 7-101 7-105
MOVE PAGE MOVE STRING MOVE TO PRIMARY MOVE TO SECONDARY MOVE WITH DESTINATION KEY	MVPG MVST MVCP MVCS MVCDK	RRE RRE SS SS SSE			Q Q Q Q	A A A	SP SP	S0 S0		¢ ¢	G0 G0 GM			ST ST ST ST ST	R1	R2	B255 DA DB	10-48 7-105 10-50 10-50 10-52
MOVE WITH KEY MOVE WITH OFFSET MOVE WITH SOURCE KEY MOVE ZONES MULTIPLY (extended BFP)	MVCK MVO MVCSK MVZ MXBR	SS SSE SSE SS RRE	С		Q	Α	SP	Db	Xi		GM Xo	Xu	Xx	ST ST	B1 B1	B2 B2 B2 B2	F1 E50E D3	10-53 7-107 10-54 7-107 19-39
MULTIPLY (extended HFP) MULTIPLY (long to extended BFP) MULTIPLY (long to extended BFP) MULTIPLY (long to extended HFP) MULTIPLY (long to extended HFP)	MXR MXDBR MXDB MXDR MXDR MXD	RR RRE RXE RR RX				A A	SP SP SP	Da Db Db Da Da	Xi Xi EU	E0								18-18 19-39 19-39 18-18 18-18
MULTIPLY (long BFP) MULTIPLY (long BFP) MULTIPLY (long HFP) MULTIPLY (long HFP) MULTIPLY (short to long BFP)	MDBR MDB MDR MD MD MDEBR	RRE RXE RR RX RRE				A A			Xi EU EU	E0 E0			Xx Xx				ED1C 2C 6C	19-39 19-39 18-18 18-18 19-39

Figure B-1 (Part 8 of 13). Instructions Arranged by Name

Name	Mne- monic					Cł	nara	icte	eris	stic	cs					Op Code	Page No.
MULTIPLY (short to long BFP) MULTIPLY (short to long HFP)	MDEB MDER MER MDE ME	RXE RR RR RX RX			A A A		Db Da Da Da Da	EU EU EU	E0 E0						B2 B2 B2		19-39 18-18 18-18 18-18 18-18
MULTIPLY (short BFP) MULTIPLY (short BFP) MULTIPLY (short HFP) MULTIPLY (short HFP) MULTIPLY (64<32)	MEEBR MEEB MEER MEE MEE	RRE RXE RRE RXE RR			A A	SP	Db Db Da Da	Xi EU	E0	Xo Xo		Xx Xx					
MULTIPLY (64<32) MULTIPLY AND ADD (long BFP) MULTIPLY AND ADD (long BFP) MULTIPLY AND ADD (short BFP) MULTIPLY AND ADD (short BFP)	M MADBR MADB MAEBR MAEB	RX RRF RXF RRF RXF			A A A	SP	Db Db Db Db	Xi Xi		Xo Xo	Xu Xu	Xx Xx Xx Xx				B31E ED1E B30E	7-108 19-41 19-41 19-41 19-41
MULTIPLY AND SUBTRACT (long BFP) MULTIPLY AND SUBTRACT (long BFP) MULTIPLY AND SUBTRACT (short BFP) MULTIPLY AND SUBTRACT (short BFP) MULTIPLY DECIMAL	MSDBR MSDB MSEBR MSEB MP	RXF			A A A	SP	Db Db Db Db Dd	Xi Xi		Xo Xo	Xu Xu	Xx Xx Xx Xx	ST	В1	B2	ED1F B30F ED0F	19-41 19-41 19-41 19-41 8-11
MULTIPLY HALFWORD (32) MULTIPLY HALFWORD IMMEDIATE (32) MULTIPLY HALFWORD IMMEDIATE (64) MULTIPLY LOGICAL (128<64) MULTIPLY LOGICAL (128<64)	MH MHI MGHI MLGR MLG	RX RI RI RRE RXE		N N N	A	SP SP											7-108 7-109 7-109 7-109 7-109
MULTIPLY LOGICAL (64<32) MULTIPLY LOGICAL (64<32) MULTIPLY SINGLE (32) MULTIPLY SINGLE (32) MULTIPLY SINGLE (64<32)	MLR ML MSR MS MSGFR	RRE RXE RRE RX RRE		N3 N3	A A	SP SP									B2 B2	E396 B252 71	7-109 7-109 7-110 7-110 7-110
MULTIPLY SINGLE (64<32) MULTIPLY SINGLE (64) MULTIPLY SINGLE (64) OR (character) OR (immediate)	MSGF MSGR MSG OC OI	RXE RRE RXE SS SI	С	N N N	A A A									B1 B1	B2	B90C E30C	7-110 7-110 7-110 7-111 7-111
OR (32) OR (32) OR (64) OR (64) OR IMMEDIATE (high high)	OR O OGR OG OIHH	RR RX RRE RXE RI	C C C	N N N	A A										B2 B2	B981	7-111 7-111 7-111 7-111 7-112
OR IMMEDIATE (high low) OR IMMEDIATE (low high) OR IMMEDIATE (low low) PACK PACK ASCII	OIHL OILH OILL PACK PKA	RI (С	N N N	A A	SP								B1 B1			7-112 7-112 7-112 7-112 7-113

Figure B-1 (Part 9 of 13). Instructions Arranged by Name

Name	Mne- monic						CI	hara	act	eris	stics					Op Code	Page No.
PACK UNICODE PAGE IN PAGE OUT PERFORM LOCKED OPERATION PROGRAM CALL	PKU PGIN PGOUT PLO PC	SS RRE RRE SS S		E2 ES ES	Р	A A ¹ A ¹ A	SP SP	Z ¹	T	¢ ¢ \$	GM GM	В	ST ST ST	В1	B ₂	B22E B22F EE	7-114 10-55 10-56 7-115 10-57
PROGRAM RETURN PROGRAM TRANSFER PURGE ALB PURGE TLB RESET CHANNEL PATH	PR PT PALB PTLB RCHP	E RRE RRE S	L C		Q Q P P	A¹ A¹		Z ⁴ Z ²		¢² ¢ \$ \$	G1	ВВ	ST			B228 B248 B20D	10-70 10-74 10-80 10-80 14-8
RESET REFERENCE BIT EXTENDED RESUME PROGRAM RESUME SUBCHANNEL ROTATE LEFT SINGLE LOGICAL (32) ROTATE LEFT SINGLE LOGICAL (64)	RRBE RP RSCH RLL RLLG	RRE S S RSE RSE	C L C	N3 N		A¹ A	SP	WE OP	T	¢	GS	В			B2	B277 B238 EB1D	10-80 10-81 14-9 7-130 7-130
SEARCH STRING SET ACCESS SET ADDRESS LIMIT SET ADDRESS SPACE CONTROL SET ADDRESS SPACE CONTROL FAST	SRST SAR SAL SAC SACF	RRE RRE S S	С		P Q Q	A	SP SP SP	OP SW SW		¢¢	G0 G1			U1	R2	B24E B237 B219	7-131 7-132 14-11 10-83 10-83
SET ADDRESSING MODE (24) SET ADDRESSING MODE (31) SET ADDRESSING MODE (64) SET CHANNEL MONITOR SET CLOCK	SAM24 SAM31 SAM64 SCHM SCK	E	С	N3 N3 N	P P	A	SP SP	0P	T T T	¢	GM				B2	010D 010E B23C	7-132 7-132 7-132 14-12 10-85
SET CLOCK COMPARATOR SET CLOCK PROGRAMMABLE FIELD SET CPU TIMER SET FPC SET PREFIX	SCKC SCKPF SPT SFPC SPX	S E S RRE S			Р	A A A	SP SP SP SP	Db		\$	G0				B2	0107 B208 B384	10-86 10-86 10-86 19-43 10-87
SET PROGRAM MASK SET PSW KEY FROM ADDRESS SET ROUNDING MODE SET SECONDARY ASN SET STORAGE KEY EXTENDED	SPM SPKA SRNM SSAR SSKE	RR S S RRE RRE	L		Q P	A ¹		Db Z³	T	¢¢						B299 B225	7-133 10-87 19-43 10-88 10-91
SET SYSTEM MASK SHIFT AND ROUND DECIMAL SHIFT LEFT DOUBLE SHIFT LEFT DOUBLE LOGICAL SHIFT LEFT SINGLE (32)	SSM SRP SLDA SLDL SLA	•	C C		Р	A A	SP SP SP		DF IF				ST	В1	B2	80 F0 8F 8D 8B	10-91 8-11 7-133 7-134 7-135
SHIFT LEFT SINGLE (64) SHIFT LEFT SINGLE LOGICAL (32) SHIFT LEFT SINGLE LOGICAL (64) SHIFT RIGHT DOUBLE SHIFT RIGHT DOUBLE LOGICAL	SLAG SLL SLLG SRDA SRDL	RSE RS RSE RS RS		N N			SP SP		IF							89	7-135 7-135 7-135 7-136 7-136

Figure B-1 (Part 10 of 13). Instructions Arranged by Name

Name	Mne- monic					CI	naracte	eri	stics				Op Code	Page No.
SHIFT RIGHT SINGLE (32) SHIFT RIGHT SINGLE (64) SHIFT RIGHT SINGLE LOGICAL (32) SHIFT RIGHT SINGLE LOGICAL (64) SIGNAL PROCESSOR	SRA SRAG SRL SRLG SIGP	RS RSE RS RSE RS		N N	P			\$					88	7-187 7-187 7-187 7-187 10-91
SQUARE ROOT (extended BFP) SQUARE ROOT (extended HFP) SQUARE ROOT (long BFP) SQUARE ROOT (long BFP) SQUARE ROOT (long HFP)	SQXBR SQXR SQDBR SQDB SQDR	RRE			А	SP SP	Db Xi Da Db Xi Db Xi Da		SQ SQ	Xx Xx Xx		B2	B315 ED15	19-44 18-19 19-44 19-44 18-19
SQUARE ROOT (long HFP) SQUARE ROOT (short BFP) SQUARE ROOT (short BFP) SQUARE ROOT (short HFP) SQUARE ROOT (short HFP)	SQD SQEBR SQEB SQER SQER	RXE RRE RXE RRE RXE			A A A		Da Db Xi Db Xi Da Da		SQ SQ SQ	Xx Xx		B ₂	B314 ED14	18-19 19-44 19-44 18-19 18-19
START SUBCHANNEL STORE (long) STORE (short) STORE (32) STORE (64)	SSCH STD STE ST STG	S RX RX RX RXE	С	N	P A A A A	SP	OP Da Da	¢	GS		ST ST ST ST	B2 B2 B2	B233 60 70 50 E324	14-14 9-11 9-11 7-138 7-138
STORE ACCESS MULTIPLE STORE CHANNEL PATH STATUS STORE CHANNEL REPORT WORD STORE CHARACTER STORE CHARACTERS UNDER MASK (high)	STAM STCPS STCRW STC STCMH	S RX	С	N	P A P A A	SP SP SP		¢¢			ST ST ST ST ST			7-138 14-15 14-16 7-138 7-139
STORE CHARACTERS UNDER MASK (1ow) STORE CLOCK STORE CLOCK COMPARATOR STORE CLOCK EXTENDED STORE CONTROL (32)	STCM STCK STCKC STCKE STCTL	S	C C		A A P A A P A	SP SP		\$			ST ST ST ST ST	B2 B2 B2	B207	7-189 7-189 10-93 7-140 10-93
STORE CONTROL (64) STORE CPU ADDRESS STORE CPU ID STORE CPU TIMER STORE FACILITY LIST	STCTG STAP STIDP STPT STFL	S		N N3	P A P A P A P A	SP SP SP SP					ST ST ST ST	B2 B2	B212 B202 B209	10-93 10-94 10-94 10-95 10-95
STORE FPC STORE HALFWORD STORE MULTIPLE (32) STORE MULTIPLE (64) STORE MULTIPLE HIGH	STFPC STH STM STMG STMH	S RX RS RSE RSE		N N	A A A A		Db				ST ST ST ST ST	B2 B2 B2	40 90 EB24	19-44 7-142 7-142 7-142 7-143
STORE PAIR TO QUADWORD STORE PREFIX STORE REAL ADDRESS STORE REVERSED (16) STORE REVERSED (32)	STPQ STPX STRAG STRVH STRV			N N N3 N3	A P A P A ¹ A	SP SP					ST ST ST ST ST	B ₂ B ₁ BP B ₂	B211 E502 E33F	7-143 10-95 10-96 7-143 7-143

Figure B-1 (Part 11 of 13). Instructions Arranged by Name

Name	Mne- monic						Cł	nara	icte	eri	stic	cs					Op Code	Page No.
STORE REVERSED (64) STORE SUBCHANNEL STORE SYSTEM INFORMATION STORE THEN AND SYSTEM MASK STORE THEN OR SYSTEM MASK	STRVG STSCH STSI STNSM STOSM	S S SI	C C	N	P P	A A A A	SP SP	OP		¢	GS GM				B1 B1	B2	E32F B234 B27D AC AD	7-143 14-17 10-97 10-107 10-107
STORE USING REAL ADDRESS (32) STORE USING REAL ADDRESS (64) SUBTRACT (extended BFP) SUBTRACT (long BFP) SUBTRACT (long BFP)		RRE RRE RRE RRE RXE	С	N	P		SP SP SP	Db Db Db	Χi		Хо	Xu Xu Xu	Xχ	SU SU		B2	B34B B31B	10-107 10-107 19-45 19-45 19-45
SUBTRACT (short BFP) SUBTRACT (short BFP) SUBTRACT (32) SUBTRACT (32) SUBTRACT (64<32)	SEBR SEB SR S SGFR	RRE RXE RR RX RRE	C C	N		A A		Db Db				Xu Xu					ED0B 1B 5B	19-45 19-45 7-144 7-144 7-144
SUBTRACT (64<32) SUBTRACT (64) SUBTRACT (64) SUBTRACT DECIMAL SUBTRACT HALFWORD	SGF SGR SG SP SH	RXE RRE RXE SS RX	С	N N N		A A A		Dd	IF IF IF DF IF					ST	Bı	B2 B2	B909 E309	7-144 7-144 7-144 8-12 7-145
SUBTRACT LOGICAL (32) SUBTRACT LOGICAL (32) SUBTRACT LOGICAL (64<32) SUBTRACT LOGICAL (64<32) SUBTRACT LOGICAL (64)	SLR SL SLGFR SLGF SLGR	RR RX RRE RXE RRE	С	N N N		A A											E31B	7-145 7-145 7-145 7-145 7-145
SUBTRACT LOGICAL (64) SUBTRACT LOGICAL WITH BORROW (32) SUBTRACT LOGICAL WITH BORROW (32) SUBTRACT LOGICAL WITH BORROW (64) SUBTRACT LOGICAL WITH BORROW (64)	SLG SLBR SLB SLBGR SLBGR	RXE RRE RXE RRE RXE	C C C	N N3 N3 N		A A A										B2	B999 E399 B989	7-145 7-146 7-146 7-146 7-146
SUBTRACT NORMALIZED (extended HFP) SUBTRACT NORMALIZED (long HFP) SUBTRACT NORMALIZED (long HFP) SUBTRACT NORMALIZED (short HFP) SUBTRACT NORMALIZED (short HFP)	SXR SDR SD SER SE	RR RR RX RR RX	C C C C			A A	SP	Da Da Da Da Da	EU EU EU	E0 E0		LS LS LS LS					37 2B 6B 3B 7B	18-21 18-21 18-21 18-21 18-21
SUBTRACT UNNORMALIZED (long HFP) SUBTRACT UNNORMALIZED (long HFP) SUBTRACT UNNORMALIZED (short HFP) SUBTRACT UNNORMALIZED (short HFP) SUPERVISOR CALL	SWR SW SUR SU SVC	RR RX RR RX RR	C C C			A A		Da Da Da Da		E0 E0 E0 E0		LS LS LS LS					2F 6F 3F 7F 0A	18-21 18-21 18-21 18-21 7-147
TEST ACCESS TEST ADDRESSING MODE TEST AND SET TEST BLOCK TEST DATA CLASS (extended BFP)	TAR TAM TS TB TCXB	RRE E S RRE RXE	C C C	N3		A¹ A A¹	SP	II Db		\$	G0			ST	U1	B2	010B 93 B22C	10-108 7-147 7-147 10-110 19-45

Figure B-1 (Part 12 of 13). Instructions Arranged by Name

	Name	Mne- monic						Cł	nara	acte	eri	stics					Op Code	Page No.
	TEST DATA CLASS (long BFP) TEST DATA CLASS (short BFP) TEST DECIMAL TEST PENDING INTERRUPTION TEST PROTECTION	TCDB TCEB TP TPI TPROT	RXE RXE RSL S	C C C	E2		A A ¹ A ¹	SP	Db Db		¢			ST	B1	B2	ED10 EBC0 B236	19-45 19-45 8-13 14-18 10-113
I	TEST SUBCHANNEL TEST UNDER MASK TEST UNDER MASK (high high) TEST UNDER MASK (high low) TEST UNDER MASK (low high)	TSCH TM TMHH TMHL TMLH	S SI RI RI RI	C C C C	N N N	Р	A A	SP	OP		¢	GS		ST	В1	B2	B235 91 A72 A73 A70	14-19 7-148 7-148 7-148 7-148
I	TEST UNDER MASK (low low) TEST UNDER MASK HIGH TEST UNDER MASK LOW TRACE (32) TRACE (64)	TMLL TMH TML TRACE TRACG	RI RI RS	C C C	N N		A A	SP SP			¢¢					B2 B2	A71 A70 A71 99 EB0F	7-148 7-148 7-148 10-115 10-115
	TRANSLATE TRANSLATE AND TEST TRANSLATE EXTENDED TRANSLATE ONE TO ONE TRANSLATE ONE TO TWO	TR TRT TRE TROO TROT	SS SS RRE RRE RRE	С	E2 E2		A A A A	SP SP SP				GM GM GM		ST ST	R ₁	B2 R2 R2	DD B2A5 B993	7-149 7-150 7-151 7-153 7-153
	TRANSLATE TWO TO ONE TRANSLATE TWO TO TWO TRAP TRAP UNPACK	TRTO TRTT TRAP2 TRAP4 UNPK	RRE RRE E S		E2 E2		A A A A	SP SP	S0 S0			GM GM	B B	ST ST ST ST ST	RM	R2	B990 01FF B2FF	7-153 7-153 10-116 10-116 7-158
	UNPACK ASCII UNPACK UNICODE UPDATE TREE ZERO AND ADD	UNPKA UNPKU UPT ZAP		C C C	E2 E2		A A A	SP SP SP	I I Dd	DF		GM					E2 0102	7-159 7-160 7-160 8-13

Figure B-1 (Part 13 of 13). Instructions Arranged by Name

Mne- monic	Name				Cł	nara	cte	ris	tic	S					Op Code	Page No.
A AD ADB ADBR	DIAGNOSE ADD (32) ADD NORMALIZED (long HFP) ADD (long BFP) ADD (long BFP)	DM RX C RX C RXE C RRE C		P DM A A A		Da Db Db	Χi	,	Xo 2	LS Xu Xx Xu Xx				MD B2 B2 B2	5A 6A ED1A	10-20 7-16 18-8 19-18 19-18
ADR AE AEB AEBR AER	ADD NORMALIZED (long HFP) ADD NORMALIZED (short HFP) ADD (short BFP) ADD (short BFP) ADD NORMALIZED (short HFP)	RR C RX C RXE C RRE C RR C		A A		Da Da Db Db Da	EU Xi Xi	E0	Xo Z	LS LS Xu Xx Xu Xx LS				B2 B2	ED0A	18-8 18-8 19-18 19-18 18-8
AG AGF AGFR AGHI AGR	ADD (64) ADD (64<32) ADD (64<32) ADD HALFWORD IMMEDIATE (64) ADD (64)	RXE C N RRE C N RI C N	N N N N N N N N N N N N N N N N N N N	A A			IF IF IF IF								E308 E318 B918 A7B B908	7-16 7-16 7-16
AH AHI AL ALC ALCG	ADD HALFWORD ADD HALFWORD IMMEDIATE (32) ADD LOGICAL (32) ADD LOGICAL WITH CARRY (32) ADD LOGICAL WITH CARRY (64)	•	N3 N	A A A			IF IF								A7A 5E E398	7-16 7-16 7-17 7-17 7-18
ALCR ALG ALGF	ADD LOGICAL WITH CARRY (64) ADD LOGICAL WITH CARRY (32) ADD LOGICAL (64) ADD LOGICAL (64<32) ADD LOGICAL (64<32)	RRE C M RXE C M RXE C M	N N3 N N	A A											B988 B998 E30A E31A B91A	7-17 7-17 7-17
ALGR ALR AP AR AU	ADD LOGICAL (64) ADD LOGICAL (32) ADD DECIMAL ADD (32) ADD UNNORMALIZED (short HFP)	RRE C MRR C SS C RR C RX C	N	A A		Dd Da	ΙF	E0		LS		ST	В1	B2 B2	1E FA 1A	7-17 7-17 8-5 7-16 18-9
AUR AW AWR AXBR AXR	ADD UNNORMALIZED (short HFP) ADD UNNORMALIZED (long HFP) ADD UNNORMALIZED (long HFP) ADD (extended BFP) ADD NORMALIZED (extended HFP)	RR C RX C RR C RRE C RR C		A		Da Da Da Db Db	Xi		Xo 2	LS LS LS Xu Xx LS				B2	2E	18-9 18-9 18-9 19-18 18-8
BAKR BAL BALR BAS BASR	BRANCH AND STACK BRANCH AND LINK BRANCH AND LINK BRANCH AND SAVE BRANCH AND SAVE	RRE RX RR RX RR		A¹			T T T				B B B B	ST			B240 45 05 4D 0D	10-10 7-19 7-19 7-20 7-20
BASSM BC BCR BCT BCTG	BRANCH AND SAVE AND SET MODE BRANCH ON CONDITION BRANCH ON CONDITION BRANCH ON COUNT (32) BRANCH ON COUNT (64)	RR RX RR RX RXE	N				T	¢¹			B B B B				0C 47 07 46 E346	7-21 7-23 7-23 7-24 7-24

Figure B-2 (Part 1 of 13). Instructions Arranged by Mnemonic

Mne- monic	Name				CI	narac	ter	istics					Op Code	Page No.
BCTR BRAS	BRANCH ON COUNT (64) BRANCH ON COUNT (32) BRANCH RELATIVE AND SAVE BRANCH RELATIVE AND SAVE LONG BRANCH RELATIVE ON CONDITION	RRE RR RI RIL RIL	N N3							B B B B			B946 06 A75 C05 A74	7-24 7-24 7-26 7-26 7-26
BRXH	BRANCH RELATIVE ON CONDITION LONG BRANCH RELATIVE ON COUNT (32) BRANCH RELATIVE ON COUNT (64) BRANCH RELATIVE ON INDEX HIGH (32) BRANCH RELATIVE ON INDEX HIGH (64)	RIL RI RI RSI RIE	N3 N N							B B B B			C04 A76 A77 84 EC44	7-26 7-27 7-27 7-28 7-28
	BRANCH RELATIVE ON INDEX L OR E (32) BRANCH RELATIVE ON INDEX L OR E (64) BRANCH AND SET AUTHORITY BRANCH IN SUBSPACE GROUP BRANCH AND SET MODE	RSI RIE RRE RRE RR	N	Q A ¹		S0 T S0 T	-			B B B B		R2	B25A	7-28 7-28 10-6 10-13 7-22
BXH BXHG BXLE BXLEG C	BRANCH ON INDEX HIGH (32) BRANCH ON INDEX HIGH (64) BRANCH ON INDEX LOW OR EQUAL (32) BRANCH ON INDEX LOW OR EQUAL (64) COMPARE (32)	RS RSE RS RSE RX C	N N	A						B B B		B2	86 EB44 87 EB45 59	7-24 7-24 7-25 7-25 7-33
CD CDB CDBR CDFBR CDFBR CDFR	COMPARE (long HFP) COMPARE (long BFP) COMPARE (long BFP) CONVERT FROM FIXED (32 to long BFP) CONVERT FROM FIXED (32 to long HFP)	RX C RXE C RRE C RRE RRE		A A		Da Db X Db X Db Da							B319 B395	18-10 19-23 19-23 19-26 18-11
CDGBR CDGR CDR CDS CDS	CONVERT FROM FIXED (64 to long BFP) CONVERT FROM FIXED (64 to long HFP) COMPARE (long HFP) COMPARE DOUBLE AND SWAP (32) COMPARE DOUBLE AND SWAP (64)	RRE RRE RR C RS C RSE C	N N	A A	SP SP	Db Da Da	\$		Xx		ST ST			19-26 18-11 18-10 7-40 7-40
	COMPARE (short HFP) COMPARE (short BFP) COMPARE (short BFP) CONVERT FROM FIXED (32 to short BFP) CONVERT FROM FIXED (32 to short HFP)	RX C RXE C RRE C RRE RRE		A A		Da Db X Db X Db Da			Xx				B309 B394	18-10 19-23 19-23 19-26 18-11
CEGR CER CFC	CONVERT FROM FIXED (64 to short BFP) CONVERT FROM FIXED (64 to short HFP) COMPARE (short HFP) COMPARE AND FORM CODEWORD CONVERT TO FIXED (long BFP to 32)	RRE RRE RR C S C RRF C	N N	A	SP SP	Db Da Da II Db X	(i	GM	Xx Xx			I1	B3C4 39 B21A	19-26 18-11 18-10 7-38 19-26
CFEBR CFER	CONVERT TO FIXED (long HFP to 32) CONVERT TO FIXED (short BFP to 32) CONVERT TO FIXED (short HFP to 32) CONVERT TO FIXED (ext. BFP to 32) CONVERT TO FIXED (ext. HFP to 32)	RRF C RRF C RRF C RRF C			SP SP SP	Da Db X Da Db X Da			Xx Xx	ĺ			B398 B3B8 B39A	18-11 19-26 18-11 19-26 18-11

Figure B-2 (Part 2 of 13). Instructions Arranged by Mnemonic

Mne- monic	Name						Cł	nara	ıcte	eris	tics					Op Code	Page No.
CGDR	COMPARE (64) CONVERT TO FIXED (long BFP to 64) CONVERT TO FIXED (long HFP to 64) CONVERT TO FIXED (short BFP to 64) CONVERT TO FIXED (short HFP to 64)	RXE RRF RRF RRF RRF	C C C	N N N N		A	SP SP	Db Da Db Da				Xx Xx			B2	B3C9 B3A8	7-3B 19-26 18-11 19-26 18-11
CGF CGFR CGHI CGR CGXBR	COMPARE (64<32) COMPARE (64<32) COMPARE HALFWORD IMMEDIATE (64) COMPARE (64) CONVERT TO FIXED (ext. BFP to 64)	RXE RRE RI RRE RRF	C C C	N N N N		A	SP	Db	Xi			Xx			B2	A7F B920	7-38 7-38 7-42 7-38 19-26
CGXR CH CHI CKSM CL	CONVERT TO FIXED (ext. HFP to 64) COMPARE HALFWORD COMPARE HALFWORD IMMEDIATE (32) CHECKSUM COMPARE LOGICAL (32)	RRF RX RI RRE RX	C C C	N		A A A	SP SP	Da							R2	49 A7E	18-11 7-42 7-42 7-29 7-43
	COMPARE LOGICAL (character) COMPARE LOGICAL LONG COMPARE LOGICAL LONG EXTENDED COMPARE LOGICAL LONG UNICODE COMPARE LOGICAL (64)		C C C	E2 N		A A A A	SP SP SP	II						R ₁		0F A9 EB8F	7-48 7-44 7-45 7-50 7-43
CLGF CLGFR CLGR CLI CLM	COMPARE LOGICAL (64<32) COMPARE LOGICAL (64<32) COMPARE LOGICAL (64) COMPARE LOGICAL (immediate) COMPARE LOGICAL C. UNDER MASK (low)		С	N N N		A A A								В1		E331 B931 B921 95 BD	7-43 7-43 7-43 7-43 7-43
CLMH CLR CLST CMPSC CP	COMPARE LOGICAL C. UNDER MASK (high) COMPARE LOGICAL (32) COMPARE LOGICAL STRING COMPRESSION CALL COMPARE DECIMAL	RSE RR RRE RRE SS	C C C	N		A A A	SP SP	II Dd	Dd		G0 GM		ST	Rı	R2		7-42
CPYA CR CS CSCH CSG	COPY ACCESS COMPARE (32) COMPARE AND SWAP (32) CLEAR SUBCHANNEL COMPARE AND SWAP (64)	RRE RR RS S RSE	C	N	P	A	SP SP	OP		\$ ¢ \$	GS		ST ST	U1	B2		7-33 7-40 14-4
CUTFU	COMPARE AND SWAP AND PURGE COMPARE UNTIL SUBSTRING EQUAL CONVERT UTF-8 TO UNICODE CONVERT UNICODE TO UTF-8 CONVERT TO BINARY (32)	RRE RRE RRE RRE RX	C		P	A ¹ A A A	SP SP SP	II Dd		\$ IK	GM		ST ST ST	R1	R2 R2 R2	B250 B257 B2A7 B2A6 4F	7-7 4
CXBR	CONVERT TO BINARY (64) CONVERT TO DECIMAL (32) CONVERT TO DECIMAL (64) COMPARE (extended BFP) CONVERT FROM FIXED (32 to ext. BFP)	RXE RX RXE RRE RRE	С	N N		A A A		Dd Db Db	Xi	IK			ST ST		B2	E30E 4E E32E B349 B396	7-70

Figure B-2 (Part 3 of 13). Instructions Arranged by Mnemonic

Mne- monic	Name					Cha	ara	cte	eris	stic	:s					Op Code	Page No.
CXFR CXGBR CXGR CXR D	CONVERT FROM FIXED (32 to ext. HFP) CONVERT FROM FIXED (64 to ext. BFP) CONVERT FROM FIXED (64 to ext. HFP) COMPARE (extended HFP) DIVIDE (32<64)	RRE RRE RRE RRE (N N	A	S S	P [P [P [Da Db Da Da		IK						B2	B3A6 B3C6	18-11 19-26 18-11 18-10 7-77
DD DDB DDBR DDR DDR	DIVIDE (long HFP) DIVIDE (long BFP) DIVIDE (long BFP) DIVIDE (long HFP) DIVIDE (short HFP)	RX RXE RRE RR		A]]]	Db Db Da	Xi Xi EU	EO Xz Xz EO EO	Xo Xo FK						B31D 2D	18-12 19-29 19-29 18-12 18-12
	DIVIDE (short BFP) DIVIDE (short BFP) DIVIDE (short HFP) DIVIDE TO INTEGER (long BFP) DIVIDE TO INTEGER (short BFP)	RXE RRE RR RRF (А	S S]]] q	Db .	Xi EU Xi	Xz Xz E0	Xo FK	Xu	Xx Xx			B2	B30D 3D B35B	19-29 19-29 18-12 19-29 19-29
DL DLG DLGR DLR DP	DIVIDE LOGICAL (32<64) DIVIDE LOGICAL (64<128) DIVIDE LOGICAL (64<128) DIVIDE LOGICAL (32<64) DIVIDE DECIMAL	RXE RXE RRE RRE SS	N3 N N N	A	. S S S	P P	Dd		IK IK IK IK DK				ST	В1		E397 E387 B987 B997 FD	7-78 7-78
DR DSG DSGF DSGFR DSGR	DIVIDE (32<64) DIVIDE SINGLE (64) DIVIDE SINGLE (64<32) DIVIDE SINGLE (64<32) DIVIDE SINGLE (64)	RR RXE RXE RRE RRE	N N N	A		P P P			IK IK IK IK IK							1D E30D E31D B91D B90D	7-78 7-78
DXBR DXR EAR ED EDMK	DIVIDE (extended BFP) DIVIDE (extended HFP) EXTRACT ACCESS EDIT EDIT AND MARK	RRE RRE RRE SS (A		ם ק ם ם			Xz E0		Xu	Xx	ST ST		U2 B2 B2	B22D B24F DE	19-29 18-12 7-81 8-7 8-9
EFPC EPAR EPSW EREG EREGG	EXTRACT FPC EXTRACT PRIMARY ASN EXTRACT PSW EXTRACT STACKED REGISTERS (32) EXTRACT STACKED REGISTERS (64)	RRE RRE RRE RRE RRE	N3 N	Q A A			Db S0 SE SE									B226 B98D B249	19-33 10-20 7-81 10-21 10-21
ESAR ESEA ESTA EX FIDBR	EXTRACT SECONDARY ASN EXTRACT AND SET EXTENDED AUTHORITY EXTRACT STACKED STATE EXECUTE LOAD FP INTEGER (long BFP)	RRE RRE RRE (RX RRF	N		1 S I S S	P S	SO SE Db	Xi		EX		Xx				B99D B24A 44	10-21 10-20 10-23 7-80 19-35
FIER	LOAD FP INTEGER (long HFP) LOAD FP INTEGER (short BFP) LOAD FP INTEGER (short HFP) LOAD FP INTEGER (extended BFP) LOAD FP INTEGER (extended HFP)	RRE RRF RRE RRF RRF			S	ם P]	Da Db Da Db Da					Xx Xx				B357 B377 B347	18-15 19-35 18-15 19-35 18-15

Figure B-2 (Part 4 of 13). Instructions Arranged by Mnemonic

Mne- monic	Name					Cł	nara	cte	rist	ics		Op Code	Page No.
HDR HER HSCH IAC IC	HALVE (long HFP) HALVE (short HFP) HALT SUBCHANNEL INSERT ADDRESS SPACE CONTROL INSERT CHARACTER	RR RR S C RRE C RX		P Q	А		Da Da OP SO	EU	‡ G	S	B2	24 34 B231 B224 43	18-13 18-13 14-5 10-26 7-81
ICM ICMH IIHH IIHL IILH	INSERT CHARACTERS UNDER MASK (low) INSERT CHARACTERS UNDER MASK (high) INSERT IMMEDIATE (high high) INSERT IMMEDIATE (high low) INSERT IMMEDIATE (low high)	RS C RSE C RI RI RI	N N N		A A							BF EB80 A50 A51 A52	7-82 7-82 7-82 7-82 7-83
IILL IPK IPM IPTE ISKE	INSERT IMMEDIATE (low low) INSERT PSW KEY INSERT PROGRAM MASK INVALIDATE PAGE TABLE ENTRY INSERT STORAGE KEY EXTENDED	RI S RRE RRE RRE	N		A ¹				G \$	2		B222 B221	7-88 10-27 7-88 10-29 10-27
IVSK KDB KDBR KEB KEBR	INSERT VIRTUAL STORAGE KEY COMPARE AND SIGNAL (long BFP) COMPARE AND SIGNAL (long BFP) COMPARE AND SIGNAL (short BFP) COMPARE AND SIGNAL (short BFP)	RRE RXE C RRE C RXE C RRE C		Q	A¹ A		SO Db Db Db Db	Xi Xi			B2	ED18 B318 ED08	10-28 19-24 19-24 19-24 19-24
KXBR L LA LAE LAM	COMPARE AND SIGNAL (extended BFP) LOAD (32) LOAD ADDRESS LOAD ADDRESS EXTENDED LOAD ACCESS MULTIPLE	RRE C RX RX RX RX RS			A A	SP SP	Db	Xi			Uı BF	B348 58 41 51 9A	19-24 7-83 7-84 7-84 7-84
LCDR	LOAD ADDRESS RELATIVE LONG LOAD ADDRESS SPACE PARAMETERS LOAD COMPLEMENT (long BFP) LOAD COMPLEMENT (long HFP) LOAD COMPLEMENT (short BFP)	RIL SSE C RRE C RR C RRE C	N3	P	Α¹	SP	SO Db Da Db				В1	B313 23	7-85 10-30 19-34 18-14 19-34
LCER LCGFR LCGR LCR LCTL	LOAD COMPLEMENT (short HFP) LOAD COMPLEMENT (64<32) LOAD COMPLEMENT (64) LOAD COMPLEMENT (32) LOAD CONTROL (32)	RR C RRE C RRE C RR C RS	N N	Р	A	SP		IF IF IF			B2		18-14 7-86 7-86 7-86 10-39
	LOAD CONTROL (64) LOAD COMPLEMENT (extended BFP) LOAD COMPLEMENT (extended HFP) LOAD (long) LOAD LENGTHENED (short to long HFP)	RSE RRE C RRE C RX RXE	N	Р	A A A	SP SP SP	Db Da Da Da				B2	B363 68	10-89 19-84 18-14 9-10 18-15
LDER LDR	LOAD LENGTHENED (short to long BFP) LOAD LENGTHENED (short to long BFP) LOAD LENGTHENED (short to long HFP) LOAD (long) LOAD ROUNDED (extended to long BFP)	RXE RRE RRE RR RR			A	SP	Db Db Da Da Db	Xi	Х	o Xu Xx	B2	B304 B324 28	19-37 19-37 18-15 9-10 19-38

Figure B-2 (Part 5 of 13). Instructions Arranged by Mnemonic

Mne- monic	Name			CI	naracteristics		Op Code	Page No.
LDXR LE LEDBR LEDR LER	LOAD ROUNDED (extended to long HFP) LOAD (short) LOAD ROUNDED (long to short BFP) LOAD ROUNDED (long to short HFP) LOAD (short)	RR RX RRE RR		SP A	Da EO Da Db Xi Xo Xu Xx Da EO Da	B2	25 78 B344 35 38	18-17 9-10 19-38 18-17 9-10
LEXBR LEXR LFPC LG LGF		RRE RRE S RXE RXE	N N	SP SP A SP A	Db Xi Xo Xu Xx Da EO Db	B ₂	B366	
LGFR LGH LGHI LGR LH	LOAD (64<32) LOAD HALFWORD (64) LOAD HALFWORD IMMEDIATE (64) LOAD (64) LOAD HALFWORD (32)	RRE RXE RI RRE RX	N N N	A			B914 E315 A79 B904 48	7-87
LHI LLGC LLGF LLGFR LLGH	LOAD HALFWORD IMMEDIATE (32) LOAD LOGICAL CHARACTER LOAD LOGICAL (64<32) LOAD LOGICAL (64<32) LOAD LOGICAL HALFWORD	RI RXE RXE RRE RXE	N N N	A A		B2	A78 E390 E316 B916 E391	7-87 7-87
LLIHH	LOAD LOGICAL THIRTY ONE BITS LOAD LOGICAL THIRTY ONE BITS LOAD LOGICAL IMMEDIATE (high high) LOAD LOGICAL IMMEDIATE (high low) LOAD LOGICAL IMMEDIATE (low high)	RXE RRE RI RI RI	N N N N	А		B ₂	E317 B917 A5C A5D A5E	7-88 7-88 7-88 7-88 7-88
LLILL LM LMD LMG LMH	LOAD LOGICAL IMMEDIATE (low low) LOAD MULTIPLE (32) LOAD MULTIPLE DISJOINT LOAD MULTIPLE (64) LOAD MULTIPLE HIGH	RI RS SS RSE RSE	N N N	A A A A		B2 B4 B2	A5F 98 EF EB04 EB96	
LNDR LNEBR LNER	LOAD NEGATIVE (long BFP) LOAD NEGATIVE (long HFP) LOAD NEGATIVE (short BFP) LOAD NEGATIVE (short HFP) LOAD NEGATIVE (64<32)	RRE C RR C RRE C RR C RRE C	N		Db Da Db Da		21 B301 31	19-37 18-16 19-37 18-16 7-90
LNXR	LOAD NEGATIVE (64) LOAD NEGATIVE (32) LOAD NEGATIVE (extended BFP) LOAD NEGATIVE (extended HFP) LOAD POSITIVE (long BFP)	RRE C RR C RRE C RRE C RRE C	N		Db Da Db		11 B341 B361	7-90 7-90 19-37 18-16 19-38
LPER	LOAD POSITIVE (long HFP) LOAD POSITIVE (short BFP) LOAD POSITIVE (short HFP) LOAD POSITIVE (64<32) LOAD POSITIVE (64)	RR C RRE C RR C RRE C RRE C			Da Db Da IF IF		30 B910	18-16 19-38 18-16 7-91 7-91

Figure B-2 (Part 6 of 13). Instructions Arranged by Mnemonic

Mne- monic	Name	Characteristics	Op Code	Page No.
	LOAD PAIR FROM QUADWORD LOAD POSITIVE (32) LOAD PSW LOAD PSW EXTENDED LOAD POSITIVE (extended BFP)	RR C		7-90 7-91 10-39 10-40 19-38
LPXR LR LRA LRAG LRDR	LOAD POSITIVE (extended HFP) LOAD (32) LOAD REAL ADDRESS (32) LOAD REAL ADDRESS (64) LOAD ROUNDED (extended to long HFP)		18 B1	18-16 7-83 10-41 10-41 18-17
LRER LRV LRVG LRVGR LRVH	LOAD ROUNDED (long to short HFP) LOAD REVERSED (32) LOAD REVERSED (64) LOAD REVERSED (64) LOAD REVERSED (16)	RXE N A B2	35 E31E E30F B90F E31F	7-9 7-9
LTDR	LOAD REVERSED (32) LOAD AND TEST (long BFP) LOAD AND TEST (long HFP) LOAD AND TEST (short BFP) LOAD AND TEST (short HFP)	RRE N3 RRE C Db Xi Da RRE C Db Xi Da Db Xi Da Db Xi	B312 22	7-91 19-34 18-14 19-34 18-14
LTGR LTR	LOAD AND TEST (64<32) LOAD AND TEST (64) LOAD AND TEST (32) LOAD AND TEST (extended BFP) LOAD AND TEST (extended HFP)	RRE C N RRE C N RR C RRE C SP Db Xi RRE C SP Da	B902 12 B342	7-86 7-86 7-86 19-34 18-14
LXD LXDB	LOAD USING REAL ADDRESS (32) LOAD USING REAL ADDRESS (64) LOAD LENGTHENED (long to ext. HFP) LOAD LENGTHENED (long to ext. BFP) LOAD LENGTHENED (long to ext. BFP)		B905 ED25 ED05	10-46 10-46 18-15 19-37 19-37
LXDR LXE LXEB LXEBR LXER	LOAD LENGTHENED (long to ext. HFP) LOAD LENGTHENED (short to ext. HFP) LOAD LENGTHENED (short to ext. BFP) LOAD LENGTHENED (short to ext. BFP) LOAD LENGTHENED (short to ext. HFP)	RRE SP Da RXE A SP Da B2 RXE A SP Db Xi RRE SP Db Xi RRE SP Da	ED26 ED06 B306	18-15 18-15 19-37 19-37 18-15
LXR LZDR LZER LZXR M	LOAD (extended) LOAD ZERO (long) LOAD ZERO (short) LOAD ZERO (extended) MULTIPLY (64<32)	RRE SP Da RRE Da Da RRE Da RRE SP Da RRE SP Da RX A SP B2	B365 B375 B374 B376 5C	9-11
MAEB	MULTIPLY AND ADD (long BFP) MULTIPLY AND ADD (long BFP) MULTIPLY AND ADD (short BFP) MULTIPLY AND ADD (short BFP) MONITOR CALL	RRF Db Xi Xo Xu Xx	B31E ED0E	19-41 19-41 19-41 19-41 7-92

Figure B-2 (Part 7 of 13). Instructions Arranged by Mnemonic

Mne-	Moss-s						<u></u>										Op Codo	Page
MD MDB MDBR MDBR MDE MDEB	Name MULTIPLY (long HFP) MULTIPLY (long BFP) MULTIPLY (long BFP) MULTIPLY (short to long HFP) MULTIPLY (short to long BFP)	RX RXE RRE RX RXE				A A A	Cr	Da Db Db Da Db	EU Xi Xi EU	E0	Хо	Xu	Xx Xx			B2	ED1C B31C 7C	No. 18-18 19-39 19-39 18-18 19-39
	MULTIPLY (short to long BFP) MULTIPLY (short to long HFP) MULTIPLY (long HFP) MULTIPLY (short to long HFP) MULTIPLY (short HFP)	RRE RR RR RX RXE			•	A A		Db Da Da Da Da	EU EU EU	E0 E0						B2 B2	3C 2C	19-39 18-18 18-18 18-18 18-18
MEEBR MEER MER	MULTIPLY (short BFP) MULTIPLY (short BFP) MULTIPLY (short HFP) MULTIPLY (short to long HFP) MULTIPLY HALFWORD IMMEDIATE (64)	RXE RRE RRE RR		N		A		Db Db Da Da	Xi EU			Xu Xu	Xx Xx			B2	B317	19-39 19-39 18-18 18-18 7-109
MH MHI ML MLG MLGR	MULTIPLY HALFWORD (32) MULTIPLY HALFWORD IMMEDIATE (32) MULTIPLY LOGICAL (64<32) MULTIPLY LOGICAL (128<64) MULTIPLY LOGICAL (128<64)	RX RI RXE RXE RRE		N3 N N		A A A	SP SP SP									B2	E386	7-108 7-109 7-109 7-109 7-109
MLR MP MR MS MSCH	MULTIPLY LOGICAL (64<32) MULTIPLY DECIMAL MULTIPLY (64<32) MULTIPLY SINGLE (32) MODIFY SUBCHANNEL	RRE SS RR RX S	С	N3		A A A	SP SP SP			¢	GS			ST	В1	B2	FC 1C	7-109 8-11 7-108 7-110 14-7
MSDBR MSEB	MULTIPLY AND SUBTRACT (long BFP) MULTIPLY AND SUBTRACT (long BFP) MULTIPLY AND SUBTRACT (short BFP) MULTIPLY AND SUBTRACT (short BFP) MULTIPLY SINGLE (64)	RXF RRF RXF RRF RXE		N		A A A		Db Db Db Db	Xi Xi		Xo Xo	Χu	Xx Xx Xx Xx			B2	B31F ED0F B30F	19-41 19-41 19-41 19-41 7-110
MSGFR	MULTIPLY SINGLE (64<32) MULTIPLY SINGLE (64<32) MULTIPLY SINGLE (64) MULTIPLY SINGLE (32) MODIFY STACKED STATE	RXE RRE RRE RRE RRE		N N N		A A¹	SP	SE						ST		B2	B91C B90C B252	7-110 7-110 7-110 7-110 7-110 10-46
MVCIN MVCK	MOVE (character) MOVE WITH DESTINATION KEY MOVE INVERSE MOVE WITH KEY MOVE LONG	SS SSE SS SS RR			Q Q	Α	SP	II			GM			ST ST ST	B1 B1 B1 B1 R1	B2 B2 B2	E50F E8 D9	7-98 10-52 7-98 10-53 7-94
MVCLU MVCP MVCS	MOVE LONG EXTENDED MOVE LONG UNICODE MOVE TO PRIMARY MOVE TO SECONDARY MOVE WITH SOURCE KEY	RS RSE SS SS SSE	C C	E2	ı	Α	SP SP	\$0 \$0		¢¢	GM			ST ST ST		R2	EB8E DA DB	7-98 7-101 10-50 10-50 10-54

Figure B-2 (Part 8 of 13). Instructions Arranged by Mnemonic

Mne- monic	Name						Cl	nara	acte	eris	stics						Op Code	Page No.
MVI MVN MVO MVPG MVST	MOVE (immediate) MOVE NUMERICS MOVE WITH OFFSET MOVE PAGE MOVE STRING	SI SS SS RRE RRE			Q	A A A A	SP SP				G0 G0			ST ST ST	B1 R1		F1 B254	7-98 7-105 7-107 10-48 7-105
MVZ MXBR MXD MXDB MXDBR	MOVE ZONES MULTIPLY (extended BFP) MULTIPLY (long to extended HFP) MULTIPLY (long to extended BFP) MULTIPLY (long to extended BFP)	SS RRE RX RXE RRE				A A A	SP SP		EU Xi	EO	Xo X	u Xx		ST	Bı		B34C 67 ED07	7-107 19-39 18-18 19-39 19-39
MXDR MXR N NC NG	MULTIPLY (long to extended HFP) MULTIPLY (extended HFP) AND (32) AND (character) AND (64)	RR RR RX SS RXE	C C C	N		A A A	SP SP	Da Da						ST	В1	B2	27 26 54 D4 E380	18-18 18-18 7-18 7-18 7-18
NGR NI NIHH NIHL NILH	AND (64) AND (immediate) AND IMMEDIATE (high high) AND IMMEDIATE (high low) AND IMMEDIATE (low high)	RRE SI RI RI RI	C C C C	N N N		A								ST	В1		B980 94 A54 A55 A56	7-18 7-18 7-19 7-19 7-19
NILL NR O OC OG	AND IMMEDIATE (low low) AND (32) OR (32) OR (character) OR (64)	RI RR RX SS RXE	C C C C	N N		A A A								ST	В1	B2	A57 14 56 D6 E381	7-19 7-18 7-111 7-111 7-111
OGR OI OIHH OIHL OILH	OR (64) OR (immediate) OR IMMEDIATE (high high) OR IMMEDIATE (high low) OR IMMEDIATE (low high)	RRE SI RI RI RI	C C C C	N N N		Α								ST	В1		B981 96 A58 A59 A5A	7-1 11 7-1 11 7-1 2 7-1 2 7-1 2
OILL OR PACK PALB PC	OR IMMEDIATE (low low) OR (32) PACK PURGE ALB PROGRAM CALL	RI RR SS RRE S	C C	N	P Q	A A¹		Z¹	T	\$ ¢	GM			ST ST	Bı	B2	B248	7-112 7-111 7-112 10-80 10-57
PGIN PGOUT PKA PKU PLO	PAGE IN PAGE OUT PACK ASCII PACK UNICODE PERFORM LOCKED OPERATION	RRE RRE SS SS	С			A ¹ A ¹ A A	SP SP SP			¢ ¢ \$	GM		:			B2 B2 FC	B22F E9	10-55 10-56 7-113 7-114 7-115
PR PT PTLB RCHP RLL	PROGRAM RETURN PROGRAM TRANSFER PURGE TLB RESET CHANNEL PATH ROTATE LEFT SINGLE LOGICAL (32)	E RRE S S RSE	С	N3	Q P P		SP SP			¢² ¢ \$ ¢	G1		B B	ST			B228 B20D B23B	10-70 10-74 10-80 14-8 7-130

Figure B-2 (Part 9 of 13). Instructions Arranged by Mnemonic

Mne- monic	Name						Cł	nara	ıcte	eris	stic	cs .			Op Code	Page No.
RLLG RP RRBE RSCH S	ROTATE LEFT SINGLE LOGICAL (64) RESUME PROGRAM RESET REFERENCE BIT EXTENDED RESUME SUBCHANNEL SUBTRACT (32)	RSE S RRE S RX	L C C	N		A A ¹	SP	WE OP	T IF	¢	GS		В		B277 B22A	7-180 10-81 10-80 14-9 7-144
	SET ADDRESS SPACE CONTROL SET ADDRESS SPACE CONTROL FAST SET ADDRESS LIMIT SET ADDRESSING MODE (24) SET ADDRESSING MODE (31)	S S E E		N3 N3	Q Q P		SP SP SP SP	SW SW OP	T T	¢	G1				B279 B237 010C	10-83 10-83 14-11 7-132 7-132
SAM64 SAR SCHM SCK SCKC	SET ADDRESSING MODE (64) SET ACCESS SET CHANNEL MONITOR SET CLOCK SET CLOCK COMPARATOR	E RRE S S	С	N		A A	SP SP	0P	T	¢	GM				B24E B23C B204	7-132 7-132 14-12 10-85 10-86
SD SDB	SET CLOCK PROGRAMMABLE FIELD SUBTRACT NORMALIZED (long HFP) SUBTRACT (long BFP) SUBTRACT (long BFP) SUBTRACT NORMALIZED (long HFP)	E RX RXE RRE RR	C C		Р	A A	SP	Da Db Db Da	Xi Xi			LS Xu Xu LS			6B ED1B	10-86 18-21 19-45 19-45 18-21
SE SEB SEBR SER SFPC	SUBTRACT NORMALIZED (short HFP) SUBTRACT (short BFP) SUBTRACT (short BFP) SUBTRACT NORMALIZED (short HFP) SET FPC	RX RXE RRE RR RRE	C C			A A	SP	Da Db Db Da Db	Xi Xi			LS Xu Xu LS			B30B 3B	18-21 19-45 19-45 18-21 19-43
SG SGF SGFR SGR SH	SUBTRACT (64) SUBTRACT (64<32) SUBTRACT (64<32) SUBTRACT (64) SUBTRACT HALFWORD	RXE RXE RRE RRE RX	C C C	N N N		A A			IF IF IF IF					Ba	E319 B919	7-144 7-144 7-144 7-144 7-145
SIGP SL SLA SLAG SLB	SIGNAL PROCESSOR SUBTRACT LOGICAL (32) SHIFT LEFT SINGLE (32) SHIFT LEFT SINGLE (64) SUBTRACT LOGICAL WITH BORROW (32)	RS RX RS RSE RXE	С	N N3	Р	A A			IF IF	\$					EB0B	10-91 7-145 7-135 7-135 7-146
SLBG SLBGR SLBR SLDA SLDL	SUBTRACT LOGICAL WITH BORROW (64) SUBTRACT LOGICAL WITH BORROW (64) SUBTRACT LOGICAL WITH BORROW (32) SHIFT LEFT DOUBLE SHIFT LEFT DOUBLE LOGICAL	RXE RRE RRE RS RS	C C	N N N3		A	SP SP		IF					Ba	B989	7-146 7-146 7-146 7-133 7-134
	SUBTRACT LOGICAL (64) SUBTRACT LOGICAL (64<32) SUBTRACT LOGICAL (64<32) SUBTRACT LOGICAL (64) SHIFT LEFT SINGLE LOGICAL (32)	RXE RXE RRE RRE RS	C C	N N N		A A									E31B B91B	7-145 7-145 7-145 7-145 7-145 7-135

Figure B-2 (Part 10 of 13). Instructions Arranged by Mnemonic

Mne- monic	Name					(Cha	ract	eri	stics					Op Code	Page No.
SLLG SLR SP SPKA SPM	SHIFT LEFT SINGLE LOGICAL (64) SUBTRACT LOGICAL (32) SUBTRACT DECIMAL SET PSW KEY FROM ADDRESS SET PROGRAM MASK	RSE RR SS S RR	C C	N	Q		D	d DF				ST	В1	B2	1F FB	7-135 7-145 8-12 10-87 7-133
SPT SPX SQD SQDB SQDBR	SET CPU TIMER SET PREFIX SQUARE ROOT (long HFP) SQUARE ROOT (long BFP) SQUARE ROOT (long BFP)	S S RXE RXE RRE			P A P A A		D D	a b Xi b Xi	\$	SQ	Xx Xx			B2 B2		10-86 10-87 18-19 19-44 19-44
SQDR SQE SQEB SQEBR SQER	SQUARE ROOT (long HFP) SQUARE ROOT (short HFP) SQUARE ROOT (short BFP) SQUARE ROOT (short BFP) SQUARE ROOT (short HFP)	RRE RXE RXE RRE RRE			A			a b Xi b Xi		SQ SQ	Xx Xx				ED34 ED14 B314	18-19 18-19 19-44 19-44 18-19
SQXBR SQXR SR SRA SRAG	SQUARE ROOT (extended BFP) SQUARE ROOT (extended HFP) SUBTRACT (32) SHIFT RIGHT SINGLE (32) SHIFT RIGHT SINGLE (64)	RRE RRE RR RS RSE	C C C	N		SF SF	D D	b Xi a IF		SQ	Xx				B316 B336 1B 8A EB0A	19-44 18-19 7-144 7-137 7-137
SRDA SRDL SRL SRLG SRNM	SHIFT RIGHT DOUBLE SHIFT RIGHT DOUBLE LOGICAL SHIFT RIGHT SINGLE LOGICAL (32) SHIFT RIGHT SINGLE LOGICAL (64) SET ROUNDING MODE	RS RS RS RSE S	С	N		SF SF		b							8E 8C 88 EB0C B299	7-136 7-136 7-137 7-137 19-43
SRP SRST SSAR SSCH SSKE	SHIFT AND ROUND DECIMAL SEARCH STRING SET SECONDARY ASN START SUBCHANNEL SET STORAGE KEY EXTENDED	SS RRE RRE S RRE			A A A P A	ı SF)	d DF ³ T P	¢ ¢	G0 GS		ST	В1		B225	8-11 7-131 10-88 14-14 10-91
SSM ST STAM STAP STC	SET SYSTEM MASK STORE (32) STORE ACCESS MULTIPLE STORE CPU ADDRESS STORE CHARACTER	S RX RS S RX			P A A P A	SF SF		0				ST ST ST ST		B2 UB B2	80 50 9B B212 42	10-91 7-138 7-138 10-94 7-138
STCKC STCKE STCM	STORE CLOCK STORE CLOCK COMPARATOR STORE CLOCK EXTENDED STORE CHARACTERS UNDER MASK (low) STORE CHARACTERS UNDER MASK (high)	S S RS RSE	C C	N	P A A A		o l		\$			ST ST ST ST ST		B2 B2 B2	B207 B278 BE	7-189 10-93 7-140 7-189 7-189
STCRW STCTG	STORE CHANNEL PATH STATUS STORE CHANNEL REPORT WORD STORE CONTROL (64) STORE CONTROL (32) STORE (1ong)	S S RSE RS RX	С	N	P A P A P A P A	SF SF SF		a	¢¢			ST ST ST ST ST		B2 B2 B2	B239	14-15 14-16 10-93 10-93 9-11

Figure B-2 (Part 11 of 13). Instructions Arranged by Mnemonic

Mn	e- nic	Name							Cł	nara	acte	eris	stic	cs					Op Code	Page No.
ST ST ST ST	FL STORE FPC STORE G STORE			RX S S RXE RX		N3 N	Р	A A A		Da Db						ST ST ST ST		B2	B29C E324	9-11 10-95 19-44 7-138 7-142
STI STI	MG STORE MH STORE	CPU ID MULTIPLE (32) MULTIPLE (64) MULTIPLE HIGH THEN AND SYSTEM MASK		S RS RSE RSE SI		N N		A A A A	SP							ST ST ST ST		B2 B2	90 EB24	10-94 7-142 7-142 7-143 10-107
ST ST ST	PQ STORE PT STORE PX STORE	THEN OR SYSTEM MASK PAIR TO QUADWORD CPU TIMER PREFIX REAL ADDRESS		SI RXE S S		N N		A A A	SP SP SP SP							ST ST ST ST		B2 B2	B209 B211	10-107 7-143 10-95 10-95 10-96
ST	RVG STORE RVH STORE SCH STORE	REVERSED (32) REVERSED (64) REVERSED (16) SUBCHANNEL SYSTEM INFORMATION		RXE RXE RXE S	C C	N3 N N3		A A A A	SP SP	0P		¢	GS GM			ST ST ST ST		B2 B2 B2	E32F E33F B234	7-143 7-143 7-143 14-17 10-97
	URG STORE SUBTRA R SUBTRA	USING REAL ADDRESS (32) USING REAL ADDRESS (64) ACT UNNORMALIZED (short HFP ACT UNNORMALIZED (short HFP VISOR CALL		RRE RRE RX RR	C C	N	Р	A ¹ A ¹ A	SP SP	Da Da		E0 E0 ¢		LS LS		SU SU		В2		10-107 10-107 18-21 18-21 7-147
SW SW SX SX TAI	R SUBTRA BR SUBTRA R SUBTRA	ACT UNNORMALIZED (long HFP) ACT UNNORMALIZED (long HFP) ACT (extended BFP) ACT NORMALIZED (extended HF ADDRESSING MODE	P)	RX RR RRE RR E	$\begin{array}{c} C \\ C \\ C \\ C \end{array}$	N3		A		Da Da Db Da	Xi EU		Хо	LS LS Xu) LS	(x			B2	37	18-21 18-21 19-45 18-21 7-147
TA TB TB TB	TEST I DR CONVEI EDR CONVEI	ACCESS BLOCK RT HFP TO BFP (long) RT HFP TO BFP (long to shor DATA CLASS (long BFP)	t)	RRE RRE RRF RRF RXE	C C C			A ¹ A ¹	SP SP	II Da Da Db		\$	G0				U1		B22C B351 B350	
TC TC TH TH	XB TEST I DER CONVEI DR CONVEI	DATA CLASS (short BFP) DATA CLASS (extended BFP) RT BFP TO HFP (short to lon RT BFP TO HFP (long) JNDER MASK	g)	RXE RXE RRE RRE SI	C C C			Α	SP	Db Db Da Da							B1			
TM TM TM TM	HH TEST HL TEST L TEST	JNDER MASK HIGH JNDER MASK (high high) JNDER MASK (high low) JNDER MASK LOW JNDER MASK (low high)		RI RI RI RI	C C C C	N N													A70 A72 A73 A71 A70	7-148 7-148 7-148 7-148 7-148

Figure B-2 (Part 12 of 13). Instructions Arranged by Mnemonic

Mne- monic	Name					CI	naract	eri	stics					Op Code	Page No.
TMLL TP TPI TPROT TR	TEST UNDER MASK (low low) TEST DECIMAL TEST PENDING INTERRUPTION TEST PROTECTION TRANSLATE	RI RSL S SSE SS	С	N E2	A P A ¹ P A ¹	SP		¢			ST ST	B1 B1 B1	B ₂	B236 E501	7-148 8-13 14-18 10-113 7-149
TRACE TRACG TRAP2 TRAP4 TRE	TRACE (64) TRAP	RS RSE E S RRE	С	N	P A P A A A	SP SP	T T S0 T S0 T	¢¢		В	ST ST ST	R1	B2	99 EB0F 01FF B2FF B2A5	10-115 10-115 10-116 10-116 7-151
TROO TROT TRT TRTO TRTT	TRANSLATE ONE TO ONE TRANSLATE ONE TO TWO TRANSLATE AND TEST TRANSLATE TWO TO ONE TRANSLATE TWO TO TWO	RRE RRE SS RRE RRE	C C C	E2 E2 E2 E2	A A A A	SP SP SP SP			GM GM GM GM GM		ST ST ST ST	RM B ₁ RM	R2 B2 R2	B992 DD B991	7-153 7-153 7-150 7-153 7-153
TS TSCH UNPK UNPKA UNPKU	TEST AND SET TEST SUBCHANNEL UNPACK UNPACK ASCII UNPACK UNICODE	\$ \$ \$\$ \$\$ \$\$	C C C	E2 E2	P A A A	SP SP SP	OP	\$ ¢	GS		ST ST ST ST ST	В1		EA	7-147 14-19 7-158 7-159 7-160
UPT X XC XG XG	UPDATE TREE EXCLUSIVE OR (32) EXCLUSIVE OR (character) EXCLUSIVE OR (64) EXCLUSIVE OR (64)	E RX SS RXE RRE	C C C C	N N	A A A	SP	II		GM		ST ST		B2 B2 B2	57 D7	7-160 7-79 7-79 7-79 7-79
XI XR XSCH ZAP	EXCLUSIVE OR (immediate) EXCLUSIVE OR (32) CANCEL SUBCHANNEL ZERO AND ADD	SI RR S	C C C		A P A		OP Dd DF	¢	GS		ST ST		B2	97 17 B276 F8	7-79 7-79 14-4 8-13

Figure B-2 (Part 13 of 13). Instructions Arranged by Mnemonic

Op Cod	e Name	Mne- monic						CI	nara	ıcte	eris	stics					Page No.
010 010 010	PROGRAM RETURN UPDATE TREE SET CLOCK PROGRAMMABLE FIELD TEST ADDRESSING MODE SET ADDRESSING MODE	PR UPT SCKPF TAM SAM24	E	L C	N3 N3	P	Α	SP SP SP	Z ⁴ II	T T		GM G0		В	ST ST	14	10-70 7-160 10-86 7-147 7-132
010	D SET ADDRESSING MODE (31) E SET ADDRESSING MODE (64) F TRAP SET PROGRAM MASK BRANCH AND LINK	SAM31 SAM64 TRAP2 SPM BALR	E E	L	N3 N		Α	SP	S0	T T T			İ	B B	ST		7-182 7-182 10-116 7-183 7-19
06 07 0A 0B 0C	BRANCH ON COUNT (32) BRANCH ON CONDITION SUPERVISOR CALL BRANCH AND SET MODE BRANCH AND SAVE AND SET MODE	BCTR BCR SVC BSM BASSM	RR RR RR RR							T T	¢¹ ¢			B B B			7-24 7-23 7-147 7-22 7-21
0D 0E 0F 10 11	BRANCH AND SAVE MOVE LONG COMPARE LOGICAL LONG LOAD POSITIVE (32) LOAD NEGATIVE (32)	BASR MVCL CLCL LPR LNR	RR RR RR RR	C C C			A A	SP SP		T IF				В	ST	R1 R2 R1 R2	
12 13 14 15 16	LOAD AND TEST (32) LOAD COMPLEMENT (32) AND (32) COMPARE LOGICAL (32) OR (32)	LTR LCR NR CLR OR	RR RR RR RR	C C C C						IF							7-86 7-86 7-18 7-42 7-111
17 18 19 1A 1B	EXCLUSIVE OR (32) LOAD (32) COMPARE (32) ADD (32) SUBTRACT (32)	XR LR CR AR SR	RR RR RR RR	C C C						IF IF							7-79 7-83 7-33 7-16 7-144
1C 1D 1E 1F 20	MULTIPLY (64<32) DIVIDE (32<64) ADD LOGICAL (32) SUBTRACT LOGICAL (32) LOAD POSITIVE (long HFP)	MR DR ALR SLR LPDR	RR RR RR RR	C C C				SP SP	Da		IK						7-108 7-77 7-17 7-145 18-16
21 22 23 24 25	LOAD NEGATIVE (long HFP) LOAD AND TEST (long HFP) LOAD COMPLEMENT (long HFP) HALVE (long HFP) LOAD ROUNDED (extended to long HFP)	LNDR LTDR LCDR HDR LDXR	RR RR RR RR	C C C				SP	Da Da Da Da Da	EU	EO						18-16 18-14 18-14 18-13 18-17
25 26 27 28 29	LOAD ROUNDED (extended to long HFP) MULTIPLY (extended HFP) MULTIPLY (long to extended HFP) LOAD (long) COMPARE (long HFP)	LRDR MXR MXDR LDR CDR	RR RR RR RR	С					Da Da Da Da Da	EU EU							18-17 18-18 18-18 9-10 18-10

Figure B-3 (Part 1 of 13). Instructions Arranged by Operation Code

Op Code	Name	Mne- monic			С	hara	acte	ris	tics				Page No.
2A 2B 2C 2D 2E	ADD NORMALIZED (long HFP) SUBTRACT NORMALIZED (long HFP) MULTIPLY (long HFP) DIVIDE (long HFP) ADD UNNORMALIZED (long HFP)	ADR SDR MDR DDR AWR	RR RR RR RR	C C		Da Da		E0	LS LS FK LS				18-8 18-21 18-18 18-12 18-9
2F 30 31 32 33	SUBTRACT UNNORMALIZED (long HFP) LOAD POSITIVE (short HFP) LOAD NEGATIVE (short HFP) LOAD AND TEST (short HFP) LOAD COMPLEMENT (short HFP)	SWR LPER LNER LTER LCER	RR RR RR RR	C C C C		Da Da Da Da Da		EO	LS				18-21 18-16 18-16 18-14 18-14
34 35 35 36 37	HALVE (short HFP) LOAD ROUNDED (long to short HFP) LOAD ROUNDED (long to short HFP) ADD NORMALIZED (extended HFP) SUBTRACT NORMALIZED (extended HFP)	HER LEDR LRER AXR SXR	RR RR RR RR	C C	SP SP	Da Da Da Da Da	EU		LS LS				18-13 18-17 18-17 18-8 18-21
38 39 3A 3B 3C	LOAD (short) COMPARE (short HFP) ADD NORMALIZED (short HFP) SUBTRACT NORMALIZED (short HFP) MULTIPLY (short to long HFP)	LER CER AER SER MDER	RR RR RR RR	C C C		Da	EU EU EU	E0	LS LS				9-10 18-10 18-8 18-21 18-18
3C 3D 3E 3F 40	MULTIPLY (short to long HFP) DIVIDE (short HFP) ADD UNNORMALIZED (short HFP) SUBTRACT UNNORMALIZED (short HFP) STORE HALFWORD	MER DER AUR SUR STH	RR RR RR RR	C C	A			E0 E0 E0 E0	FK LS LS		ST	B2	18-18 18-12 18-9 18-21 7-142
41 42 43 44 45	LOAD ADDRESS STORE CHARACTER INSERT CHARACTER EXECUTE BRANCH AND LINK	LA STC IC EX BAL	RX RX RX RX RX		A A AI SP				EX	В	ST		7-84 7-138 7-81 7-80 7-19
46 47 48 49 4A	BRANCH ON COUNT (32) BRANCH ON CONDITION LOAD HALFWORD (32) COMPARE HALFWORD ADD HALFWORD	BCT BC LH CH AH		C C	A A A		IF			B B		B ₂	7-24 7-23 7-87 7-42 7-16
4B 4C 4D 4E 4F	SUBTRACT HALFWORD MULTIPLY HALFWORD (32) BRANCH AND SAVE CONVERT TO DECIMAL (32) CONVERT TO BINARY (32)	SH MH BAS CVD CVB	RX RX RX RX RX	С	A A A	Dd	IF	IK		В	ST	B2 B2	7-145 7-198 7-29 7-79 7-79
50 51 54 55 56	STORE (32) LOAD ADDRESS EXTENDED AND (32) COMPARE LOGICAL (32) OR (32)	ST LAE N CL	RX RX RX RX RX	С	A A A						ST	U1 BP B2 B2	7-138 7-84 7-18 7-43 7-111

Figure B-3 (Part 2 of 13). Instructions Arranged by Operation Code

Op Code	Name	Mne- monic				С	hara	cte	ris	tic	S				Page No.
57 58 59 5A 5B	EXCLUSIVE OR (32) LOAD (32) COMPARE (32) ADD (32) SUBTRACT (32)	X L C A S	RX RX RX RX RX	C C C	A A A A			IF IF						B2 B2 B2	7-79 7-83 7-33 7-16 7-144
5C 5D 5E 5F 60	MULTIPLY (64<32) DIVIDE (32<64) ADD LOGICAL (32) SUBTRACT LOGICAL (32) STORE (long)	M D AL SL STD	RX RX RX RX RX	C C	A A A	SP			IK				ST	B2 B2 B2	7-108 7-77 7-17 7-145 9-11
67 68 69 6A 6B	MULTIPLY (long to extended HFP) LOAD (long) COMPARE (long HFP) ADD NORMALIZED (long HFP) SUBTRACT NORMALIZED (long HFP)	MXD LD CD AD SD	RX RX RX RX RX	C C C	A A A			EU EU EU	E0		LS LS			B2 B2 B2	18-18 9-19 18-10 18-8 18-21
6C 6D 6E 6F 70	MULTIPLY (long HFP) DIVIDE (long HFP) ADD UNNORMALIZED (long HFP) SUBTRACT UNNORMALIZED (long HFP) STORE (short)	MD DD AW SW STE	RX RX RX RX RX	C C	A A A A						LS LS		ST	B2 B2	18-18 18-12 18-9 18-21 9-11
71 78 79 7A 7B	MULTIPLY SINGLE (32) LOAD (short) COMPARE (short HFP) ADD NORMALIZED (short HFP) SUBTRACT NORMALIZED (short HFP)	MS LE CE AE SE	RX	C C C	A A A A			EU EU			LS LS			B2 B2 B2	7-110 9-10 18-10 18-8 18-21
7C 7C 7D 7E 7F	MULTIPLY (short to long HFP) MULTIPLY (short to long HFP) DIVIDE (short HFP) ADD UNNORMALIZED (short HFP) SUBTRACT UNNORMALIZED (short HFP)	MDE ME DE AU SU	RX RX RX RX	C C	A A A		Da		E0		LS LS			B2 B2 B2	18-18 18-18 18-12 18-9 18-21
80 82 83 84 85	SET SYSTEM MASK LOAD PSW DIAGNOSE BRANCH RELATIVE ON INDEX HIGH (32) BRANCH RELATIVE ON INDEX L OR E (32)	SSM LPSW BRXH BRXLE	S S RSI RSI		P A P A P D	SP	S0	1	¢			ВВ		B2	10-91 10-39 10-20 7-28 7-28
86 87 88 89 8A	BRANCH ON INDEX HIGH (32) BRANCH ON INDEX LOW OR EQUAL (32) SHIFT RIGHT SINGLE LOGICAL (32) SHIFT LEFT SINGLE LOGICAL (32) SHIFT RIGHT SINGLE (32)	BXH BXLE SRL SLL SRA	RS RS RS RS	С								ВВ			7-24 7-25 7-137 7-135 7-137
8B 8C 8D 8E 8F	SHIFT LEFT SINGLE (32) SHIFT RIGHT DOUBLE LOGICAL SHIFT LEFT DOUBLE LOGICAL SHIFT RIGHT DOUBLE SHIFT LEFT DOUBLE	SLA SRDL SLDL SRDA SLDA	RS RS RS RS	C C C		SP SP SP		IF IF							7-135 7-136 7-134 7-136 7-133

Figure B-3 (Part 3 of 13). Instructions Arranged by Operation Code

0p Code	Name	Mne- monic					CI	haract	teri	stics					Page No.
90 91 92 93 94	STORE MULTIPLE (32) TEST UNDER MASK MOVE (immediate) TEST AND SET AND (immediate)	STM TM MVI TS NI	RS SI SI S	C C C		A A A A			\$			T T	B1 B1		7-142 7-148 7-93 7-147 7-18
95 96 97 98 99	COMPARE LOGICAL (immediate) OR (immediate) EXCLUSIVE OR (immediate) LOAD MULTIPLE (32) TRACE (32)	CLI OI XI LM TRACE	SI SI SI RS RS	C C		A A A A P A	SP	T	¢			Τİ	В1		7-48 7-111 7-79 7-89 10-115
9A 9B A50 A51 A52	LOAD ACCESS MULTIPLE STORE ACCESS MULTIPLE INSERT IMMEDIATE (high high) INSERT IMMEDIATE (high low) INSERT IMMEDIATE (low high)	LAM STAM IIHH IIHL IILH	RS RS RI RI RI		N N N	AA	SP SP					т		UB	7-84 7-138 7-82 7-82 7-83
A53 A54 A55 A56 A57	INSERT IMMEDIATE (low low) AND IMMEDIATE (high high) AND IMMEDIATE (high low) AND IMMEDIATE (low high) AND IMMEDIATE (low low)	IILL NIHH NIHL NILH NILH	RI RI RI RI	C C C	N N N N										7-88 7-19 7-19 7-19 7-19
A58 A59 A5A A5B A5C	OR IMMEDIATE (high high) OR IMMEDIATE (high low) OR IMMEDIATE (low high) OR IMMEDIATE (low low) LOAD LOGICAL IMMEDIATE (high high)	OIHH OILH OILL LLIHH	RI RI RI RI	C C C	N N N N										7-112 7-112 7-112 7-112 7-88
A5D A5E A5F A70 A70	LOAD LOGICAL IMMEDIATE (high low) LOAD LOGICAL IMMEDIATE (low high) LOAD LOGICAL IMMEDIATE (low low) TEST UNDER MASK (low high) TEST UNDER MASK HIGH	LLIHL LLILH LLILL TMLH TMH	RI	C C	N N N										7-88 7-88 7-88 7-148 7-148
A71 A71 A72 A73 A74	TEST UNDER MASK (low low) TEST UNDER MASK LOW TEST UNDER MASK (high high) TEST UNDER MASK (high low) BRANCH RELATIVE ON CONDITION	TMLL TML TMHH TMHL BRC	RI RI RI RI RI	C C C	N N N						В				7-148 7-148 7-148 7-148 7-148 7-26
A75 A76 A77 A78 A79	BRANCH RELATIVE AND SAVE BRANCH RELATIVE ON COUNT (32) BRANCH RELATIVE ON COUNT (64) LOAD HALFWORD IMMEDIATE (32) LOAD HALFWORD IMMEDIATE (64)	BRAS BRCT BRCTG LHI LGHI	RI RI RI RI		N N						B B B				7-26 7-27 7-27 7-87 7-87
A7A A7B A7C A7D A7E	ADD HALFWORD IMMEDIATE (32) ADD HALFWORD IMMEDIATE (64) MULTIPLY HALFWORD IMMEDIATE (32) MULTIPLY HALFWORD IMMEDIATE (64) COMPARE HALFWORD IMMEDIATE (32)	AHI AGHI MHI MGHI CHI	RI RI RI RI RI	C C	N N			I F							7-16 7-16 7-109 7-109 7-42

Figure B-3 (Part 4 of 13). Instructions Arranged by Operation Code

Op Code	Name	Mne- monic						Cl	nara	acte	ris	stics					Page No.
A7F A8 A9 AC AD	COMPARE HALFWORD IMMEDIATE (64) MOVE LONG EXTENDED COMPARE LOGICAL LONG EXTENDED STORE THEN AND SYSTEM MASK STORE THEN OR SYSTEM MASK	CGHI MVCLE CLCLE STNSM STOSM	SI	C C C	N	P P	A A A	SP SP						ST ST ST			7-42 7-98 7-46 10-107 10-107
	SIGNAL PROCESSOR MONITOR CALL LOAD REAL ADDRESS (32) STORE CPU ID SET CLOCK	SIGP MC LRA STIDP SCK	RS SI RX S	C C C		Р	A¹ A A	SP SP SP	S0		\$	MO		ST		B2	10-91 7-92 10-41 10-94 10-85
B206 B207 B208	STORE CLOCK SET CLOCK COMPARATOR STORE CLOCK COMPARATOR SET CPU TIMER STORE CPU TIMER	STCK SCKC STCKC SPT STPT	S S S S	С		P P P	A A A A	SP SP SP SP			\$			ST ST ST		B2 B2 B2	7-139 10-86 10-93 10-86 10-95
B20B B20D	SET PSW KEY FROM ADDRESS INSERT PSW KEY PURGE TLB SET PREFIX STORE PREFIX	SPKA IPK PTLB SPX STPX	S S S S				A A	SP SP			\$ \$	G2		ST		B2 B2	10-87 10-27 10-80 10-87 10-95
B218 B219	STORE CPU ADDRESS PROGRAM CALL SET ADDRESS SPACE CONTROL COMPARE AND FORM CODEWORD INVALIDATE PAGE TABLE ENTRY	STAP PC SAC CFC IPTE	S S S RRE	С		Q Q	A A ¹ A A ¹		Z¹ SW II	T	¢ ¢ \$	GM GM	В	ST ST	I1	B2	10-94 10-57 10-83 7-33 10-29
B223 B224 B225	INSERT PROGRAM MASK INSERT VIRTUAL STORAGE KEY INSERT ADDRESS SPACE CONTROL SET SECONDARY ASN EXTRACT PRIMARY ASN	IPM IVSK IAC SSAR EPAR	RRE RRE RRE RRE RRE	С		Q Q Q	A ¹		S0 S0 Z ³ S0	Т	¢					R2	7-8\\\\ 10-28\\\ 10-26\\\ 10-88\\\ 10-20
B229 B22A	EXTRACT SECONDARY ASN PROGRAM TRANSFER INSERT STORAGE KEY EXTENDED RESET REFERENCE BIT EXTENDED SET STORAGE KEY EXTENDED	ESAR PT ISKE RRBE SSKE	RRE RRE RRE RRE RRE	С		P P	A ¹ A ¹ A ¹	SP	SO Z²	T	¢		В				10-21 10-74 10-27 10-80 10-91
B22D B22E B22F	TEST BLOCK DIVIDE (extended HFP) PAGE IN PAGE OUT CLEAR SUBCHANNEL	TB DXR PGIN PGOUT CSCH	RRE RRE RRE RRE S	С	ES ES	P	A ¹ A ¹	SP	II Da	EU	\$ EO ¢ ¢	G0 FK GS					10-110 18-12 10-55 10-56 14-4
B232 B233 B234	HALT SUBCHANNEL MODIFY SUBCHANNEL START SUBCHANNEL STORE SUBCHANNEL TEST SUBCHANNEL	HSCH MSCH SSCH STSCH TSCH	S S S S	C C C C		P P	A A A	SP SP	0P 0P 0P 0P 0P		¢ ¢ ¢	GS GS GS GS		ST ST		B2 B2	14-5 14-7 14-14 14-17 14-19

Figure B-3 (Part 5 of 13). Instructions Arranged by Operation Code

Op Code	Name	Mne- monic						CI	nara	cte	ri	stics					Page No.
B237 B238 B239	TEST PENDING INTERRUPTION SET ADDRESS LIMIT RESUME SUBCHANNEL STORE CHANNEL REPORT WORD STORE CHANNEL PATH STATUS	TPI SAL RSCH STCRW STCPS	S S S S	C C C		P P P	A¹ A A	SP SP SP	0P 0P		¢ ¢ ¢ ¢	G1 GS		ST ST ST			14-18 14-11 14-9 14-16 14-15
B23C B240 B241	RESET CHANNEL PATH SET CHANNEL MONITOR BRANCH AND STACK CHECKSUM SQUARE ROOT (long HFP)	RCHP SCHM BAKR CKSM SQDR	S S RRE RRE RRE	c c		P P	A¹ A	SP	OP OP Z⁵ Da	T	¢¢	G1 GM SQ	В	ST		R2	14-8 14-12 10-10 7-29 18-19
B246 B247 B248	SQUARE ROOT (short HFP) STORE USING REAL ADDRESS (32) MODIFY STACKED STATE PURGE ALB EXTRACT STACKED REGISTERS (32)	SQER STURA MSTA PALB EREG	RRE RRE RRE RRE RRE			P P		SP SP	Da SE SE		\$	SQ		SU ST	U1	U2	18-19 10-107 10-46 10-80 10-21
B24B B24C B24D	EXTRACT STACKED STATE LOAD USING REAL ADDRESS (32) TEST ACCESS COPY ACCESS SET ACCESS	ESTA LURA TAR CPYA SAR	RRE RRE RRE RRE RRE					SP SP	SE						U1 U1 U1	U2	10-23 10-46 10-108 7-77 7-132
B250 B252 B254	EXTRACT ACCESS COMPARE AND SWAP AND PURGE MULTIPLY SINGLE (32) MOVE PAGE MOVE STRING	EAR CSP MSR MVPG MVST	RRE RRE RRE RRE RRE	С			A¹ A A	SP SP SP			\$	G0 G0		ST ST ST		R2	7-81 10-18 7-110 10-48 7-105
B258 B25A B25D	COMPARE UNTIL SUBSTRING EQUAL BRANCH IN SUBSPACE GROUP BRANCH AND SET AUTHORITY COMPARE LOGICAL STRING SEARCH STRING	CUSE BSG BSA CLST SRST	RRE RRE RRE RRE RRE	С		Q	A A ¹ A ¹ A	SP SP SP	II S0 S0			GM G0 G0	B B			R2	7-54 10-13 10-6 7-53 7-131
B276 B277 B278	COMPRESSION CALL CANCEL SUBCHANNEL RESUME PROGRAM STORE CLOCK EXTENDED SET ADDRESS SPACE CONTROL FAST	CMPSC XSCH RP STCKE SACF	S S	C C L C		P Q Q	A A A	SP	II OP WE		¢ \$	GM GS	В	ST ST	R1	B2	7-58 14-4 10-81 7-140 10-83
B299 B29C B29D	STORE SYSTEM INFORMATION SET ROUNDING MODE STORE FPC LOAD FPC TRANSLATE EXTENDED	STSI SRNM STFPC LFPC TRE	S S S RRE	C C		P	A A A A	SP SP SP	Db Db Db			GM		ST ST ST	R1	B2 B2	10-97 19-43 19-44 19-36 7-151
B2A7 B2B1 B2B2	CONVERT UNICODE TO UTF-8 CONVERT UTF-8 TO UNICODE STORE FACILITY LIST LOAD PSW EXTENDED TRAP	CUUTF CUTFU STFL LPSWE TRAP4	RRE S S	С	N3 N		A A A	SP SP	S0		¢		В		R1	R2	7-71 7-74 10-95 10-40 10-116

Figure B-3 (Part 6 of 13). Instructions Arranged by Operation Code

0p Code	Name	Mne- monic		Cł	naracteristics	Page No.
B301 B302 B303	LOAD POSITIVE (short BFP) LOAD NEGATIVE (short BFP) LOAD AND TEST (short BFP) LOAD COMPLEMENT (short BFP) LOAD LENGTHENED (short to long BFP)	LNEBR LTEBR	RRE C RRE C RRE C RRE C		Db Db Db Xi Db Db Xi	19-38 19-37 19-34 19-34 19-37
B306 B307 B308	LOAD LENGTHENED (long to ext. BFP) LOAD LENGTHENED (short to ext. BFP) MULTIPLY (long to extended BFP) COMPARE AND SIGNAL (short BFP) COMPARE (short BFP)	LXDBR LXEBR MXDBR KEBR CEBR	RRE	SP	Db Xi Db Xi Db Xi Db Xi Db Xi	19-87 19-87 19-89 19-24 19-23
B30B B30C B30D	ADD (short BFP) SUBTRACT (short BFP) MULTIPLY (short to long BFP) DIVIDE (short BFP) MULTIPLY AND ADD (short BFP)	AEBR SEBR MDEBR DEBR MAEBR	RRE		Db Xi Xo Xu Xx Db Xi Xo Xu Xx Db Xi Db Xi Xz Xo Xu Xx Db Xi Xo Xu Xx	19-18 19-45 19-39 19-29 19-41
B310 B311 B312	MULTIPLY AND SUBTRACT (short BFP) LOAD POSITIVE (long BFP) LOAD NEGATIVE (long BFP) LOAD AND TEST (long BFP) LOAD COMPLEMENT (long BFP)	LNDBR LTDBR	RRF RRE C RRE C RRE C RRE C		Db Xi Xo Xu Xx Db Db Db Xi Db	19-41 19-38 19-37 19-34 19-34
B315 B316 B317	SQUARE ROOT (short BFP) SQUARE ROOT (long BFP) SQUARE ROOT (extended BFP) MULTIPLY (short BFP) COMPARE AND SIGNAL (long BFP)	SQEBR SQDBR SQXBR MEEBR KDBR	RRE RRE	SP	Db Xi Xx Db Xi Xx Db Xi Xx Db Xi Xx Db Xi Xo Xu Xx Db Xi	19-44 19-44 19-44 19-39 19-24
B31A B31B B31C	COMPARE (long BFP) ADD (long BFP) SUBTRACT (long BFP) MULTIPLY (long BFP) DIVIDE (long BFP)	CDBR ADBR SDBR MDBR DDBR	RRE C RRE C RRE C RRE RRE		Db Xi Db Xi Xo Xu Xx Db Xi Xo Xu Xx Db Xi Xo Xu Xx Db Xi Xo Xu Xx	19-23 19-18 19-45 19-39 19-29
B31F B324 B325	MULTIPLY AND ADD (long BFP) MULTIPLY AND SUBTRACT (long BFP) LOAD LENGTHENED (short to long HFP) LOAD LENGTHENED (long to ext. HFP) LOAD LENGTHENED (short to ext. HFP)	MADBR MSDBR LDER LXDR LXER			Db Xi Xo Xu Xx Db Xi Xo Xu Xx Da Da Da	19-41 19-41 18-15 18-15 18-15
B337 B340 B341	SQUARE ROOT (extended HFP) MULTIPLY (short HFP) LOAD POSITIVE (extended BFP) LOAD NEGATIVE (extended BFP) LOAD AND TEST (extended BFP)	LNXBR	RRE RRE RRE C RRE C RRE C	SP SP	Da SQ Da EU EO Db Db Db Db Db	18-19 18-18 19-38 19-37 19-34
B344 B345 B346	LOAD COMPLEMENT (extended BFP) LOAD ROUNDED (long to short BFP) LOAD ROUNDED (extended to long BFP) LOAD ROUNDED (extended to short BFP) LOAD FP INTEGER (extended BFP)	LEDBR LDXBR	RRE RRE	SP SP	Db Db Xi Xo Xu Xx Db Xi Xo Xu Xx Db Xi Xo Xu Xx Db Xi Xo Xu Xx	19-34 19-38 19-38 19-38 19-35

Figure B-3 (Part 7 of 13). Instructions Arranged by Operation Code

Op Code	Name	Mne- monic		C	haracteristics	Page No.
B349 B34A B34B	COMPARE AND SIGNAL (extended BFP) COMPARE (extended BFP) ADD (extended BFP) SUBTRACT (extended BFP) MULTIPLY (extended BFP)	KXBR CXBR AXBR SXBR MXBR	RRE C RRE C RRE C RRE C RRE	SP	Db Xi Db Xi Db Xi Db Xi Xo Xu Xx Db Xi Xo Xu Xx Db Xi Xo Xu Xx	19-24 19-23 19-18 19-45 19-39
B350 B351 B353	DIVIDE (extended BFP) CONVERT HFP TO BFP (long to short) CONVERT HFP TO BFP (long) DIVIDE TO INTEGER (short BFP) LOAD FP INTEGER (short BFP)	TBDR	RRE RRF C RRF C RRF C	SP SP	Db Xi Xz Xo Xu Xx Da Da Db Xi Xu Xx Db Xi Xx	19-29 9-9 9-9 19-29 19-35
B359 B35B B35F	CONVERT BFP TO HFP (short to long) CONVERT BFP TO HFP (long) DIVIDE TO INTEGER (long BFP) LOAD FP INTEGER (long BFP) LOAD POSITIVE (extended HFP)	THDR	RRE C RRE C RRF C RRF RRE C	SP	Da Da Db Xi Xu Xx Db Xi Xx Da	9-8 9-8 19-29 19-35 18-16
B362 B363 B365	LOAD NEGATIVE (extended HFP) LOAD AND TEST (extended HFP) LOAD COMPLEMENT (extended HFP) LOAD (extended) LOAD ROUNDED (extended to short HFP)	LNXR LTXR LCXR LXR LEXR	RRE C RRE C RRE C RRE	SP SP SP	Da Da Da Da Da EO	18-16 18-14 18-14 9-10 18-17
B369 B374 B375	LOAD FP INTEGER (extended HFP) COMPARE (extended HFP) LOAD ZERO (short) LOAD ZERO (long) LOAD ZERO (extended)	FIXR CXR LZER LZDR LZXR	RRE RRE C RRE RRE RRE	SP	Da Da Da Da Da	18-15 18-10 9-11 9-11 9-11
B37F B384 B38C	LOAD FP INTEGER (short HFP) LOAD FP INTEGER (long HFP) SET FPC EXTRACT FPC CONVERT FROM FIXED (32 to short BFP)	FIER FIDR SFPC EFPC CEFBR	RRE RRE RRE RRE RRE	SP	Da Da Db Db Db Xx	18-15 18-15 19-43 19-33 19-26
B396 B398 B399	CONVERT FROM FIXED (32 to long BFP) CONVERT FROM FIXED (32 to ext. BFP) CONVERT TO FIXED (short BFP to 32) CONVERT TO FIXED (long BFP to 32) CONVERT TO FIXED (ext. BFP to 32)	CFDBR		SP SP	Db Db Xi Xx Db Xi Xx Db Xi Xx	19-26 19-26 19-26 19-26 19-26
B3A5 B3A6 B3A8	CONVERT FROM FIXED (64 to short BFP) CONVERT FROM FIXED (64 to long BFP) CONVERT FROM FIXED (64 to ext. BFP) CONVERT TO FIXED (short BFP to 64) CONVERT TO FIXED (long BFP to 64)		RRE N	SP	Db Xx Db Xx Db Db Xi Xx Db Xi Xx	19-26 19-26 19-26 19-26 19-26
B3B4 B3B5 B3B6	CONVERT TO FIXED (ext. BFP to 64) CONVERT FROM FIXED (32 to short HFP) CONVERT FROM FIXED (32 to long HFP) CONVERT FROM FIXED (32 to ext. HFP) CONVERT TO FIXED (short HFP to 32)		RRF C N RRE RRE RRE RRF C	SP	Db Xi Xx Da Da Da Da Da	19-26 18-11 18-11 18-11 18-11

Figure B-3 (Part 8 of 13). Instructions Arranged by Operation Code

Op Code	Name	Mne- monic					Ch	naracte	ristics			Page No.
B3BA B3C4 B3C5	CONVERT TO FIXED (long HFP to 32) CONVERT TO FIXED (ext. HFP to 32) CONVERT FROM FIXED (64 to short HFP) CONVERT FROM FIXED (64 to long HFP) CONVERT FROM FIXED (64 to ext. HFP)	CFDR CFXR CEGR CDGR CXGR	RRF (RRF (RRE RRE RRE					Da Da Da				18-11 18-11 18-11 18-11 18-11
B3C9	CONVERT TO FIXED (short HFP to 64) CONVERT TO FIXED (long HFP to 64) CONVERT TO FIXED (ext. HFP to 64) STORE CONTROL (32) LOAD CONTROL (32)	CGER CGDR CGXR STCTL LCTL	RRF (RRF (RRF (RS RS	N	P P	Α	SP SP SP SP			ST	B2 B2	18-11 18-11 18-11 10-93 10-39
B901 B902 B903	LOAD POSITIVE (64) LOAD NEGATIVE (64) LOAD AND TEST (64) LOAD COMPLEMENT (64) LOAD (64)	LPGR LNGR LTGR LCGR LGR	RRE (RRE (RRE (RRE (RRE	C N				IF IF				7-91 7-90 7-86 7-86 7-83
B908 B909 B90A	LOAD USING REAL ADDRESS (64) ADD (64) SUBTRACT (64) ADD LOGICAL (64) SUBTRACT LOGICAL (64)	LURAG AGR SGR ALGR SLGR	RRE RRE (RRE (RRE (RRE (C N	Р	A ¹	SP	IF IF				10-46 7-16 7-144 7-17 7-145
B90D B90E B90F	MULTIPLY SINGLE (64) DIVIDE SINGLE (64) EXTRACT STACKED REGISTERS (64) LOAD REVERSED (64) LOAD POSITIVE (64<32)	MSGR DSGR EREGG LRVGR LPGFR	RRE	N N N N		Α¹	SP	SE IF	IK		U1 U2	7-110 7-78 10-21 7-91 7-91
B912 B913 B914	LOAD NEGATIVE (64<32) LOAD AND TEST (64<32) LOAD COMPLEMENT (64<32) LOAD (64<32) LOAD LOGICAL (64<32)	LNGFR LTGFR LCGFR LGFR LLGFR	RRE (RRE (RRE	N				IF				7-90 7-86 7-86 7-83 7-87
B918 B919 B91A	LOAD LOGICAL THIRTY ONE BITS ADD (64<32) SUBTRACT (64<32) ADD LOGICAL (64<32) SUBTRACT LOGICAL (64<32)	LLGTR AGFR SGFR ALGFR SLGFR	RRE C RRE C RRE C	C N				IF IF				7-88 7-16 7-144 7-17 7-145
B91D B91F B920	MULTIPLY SINGLE (64<32) DIVIDE SINGLE (64<32) LOAD REVERSED (32) COMPARE (64) COMPARE LOGICAL (64)	MSGFR DSGFR LRVR CGR CLGR					SP		IK			7-110 7-78 7-91 7-33 7-43
B930 B931 B946	STORE USING REAL ADDRESS (64) COMPARE (64<32) COMPARE LOGICAL (64<32) BRANCH ON COUNT (64) AND (64)	STURG CGFR CLGFR BCTGR NGR	RRE C	C N N	Р	A ¹	SP			SU B		10-107 7-33 7-43 7-24 7-18

Figure B-3 (Part 9 of 13). Instructions Arranged by Operation Code

Op Code	Name	Mne- monic						Cł	naracter	ristics					Page No.
B982 B986 B987	OR (64) EXCLUSIVE OR (64) MULTIPLY LOGICAL (128<64) DIVIDE LOGICAL (64<128) ADD LOGICAL WITH CARRY (64)	OGR XGR MLGR DLGR ALCGR	RRE RRE RRE RRE RRE	С	N N N N			SP SP]	K					7-1 1 7-79 7-109 7-78 7-17
B98D B990 B991	SUBTRACT LOGICAL WITH BORROW (64) EXTRACT PSW TRANSLATE TWO TO TWO TRANSLATE TWO TO ONE TRANSLATE ONE TO TWO	SLBGR EPSW TRTT TRTO TROT	RRE RRE RRE RRE RRE	C C	N N3 E2 E2 E2		Α	SP SP SP		GM GM GM		ST ST ST	RM	R2	7-146 7-81 7-153 7-153 7-153
B996 B997 B998	TRANSLATE ONE TO ONE MULTIPLY LOGICAL (64<32) DIVIDE LOGICAL (32<64) ADD LOGICAL WITH CARRY (32) SUBTRACT LOGICAL WITH BORROW (32)	TROO MLR DLR ALCR SLBR	RRE RRE RRE RRE RRE	С	E2 N3 N3 N3 N3			SP SP SP]	GM K	-	ST	RM	R2	7-153 7-109 7-78 7-17 7-146
B99D BA BB BD BE	EXTRACT AND SET EXTENDED AUTHORITY COMPARE AND SWAP (32) COMPARE DOUBLE AND SWAP (32) COMPARE LOGICAL C. UNDER MASK (10w) STORE CHARACTERS UNDER MASK (10w)	ESEA CS CDS CLM STCM	RRE RS RS RS	C C C	N			SP SP				ST ST		B2 B2	10-20 7-40 7-40 7-43 7-139
BF C00 C04 C05 D1	INSERT CHARACTERS UNDER MASK (low) LOAD ADDRESS RELATIVE LONG BRANCH RELATIVE ON CONDITION LONG BRANCH RELATIVE AND SAVE LONG MOVE NUMERICS	ICM LARL BRCL BRASL MVN	RIL RIL	С	N3 N3 N3		A A				ВВВ	ST	В1		7-82 7-85 7-26 7-26 7-105
D2 D3 D4 D5 D6	MOVE (character) MOVE ZONES AND (character) COMPARE LOGICAL (character) OR (character)	MVC MVZ NC CLC OC	SS SS SS SS	C C C			A A A A						B1 B1 B1	B2 B2 B2	7-98 7-107 7-18 7-48 7-111
D7 D9 DA DB DC	EXCLUSIVE OR (character) MOVE WITH KEY MOVE TO PRIMARY MOVE TO SECONDARY TRANSLATE	XC MVCK MVCP MVCS TR		C C C		Q Q Q	A A A A		S0 (;		ST ST ST	В1	B2	7-79 10-53 10-50 10-50 7-149
DD DE DF E1 E2	TRANSLATE AND TEST EDIT EDIT AND MARK PACK UNICODE UNPACK UNICODE	TRT ED EDMK PKU UNPKU	SS SS SS	C C C	E2 E2				Dd Dd	GM G1		ST ST	B1 B1 B1	B2 B2 B2	7-150 8-7 8-9 7-114 7-160
E304 E308 E309	LOAD REAL ADDRESS (64) LOAD (64) ADD (64) SUBTRACT (64) ADD LOGICAL (64)	LRAG LG AG SG ALG	RXE RXE RXE RXE RXE	C	N N N N		A¹ A A A		IF IF					B2 B2 B2	10-41 7-83 7-16 7-144 7-17

Figure B-3 (Part 10 of 13). Instructions Arranged by Operation Code

Op Code	Name	Mne- monic					Cł	naracteristics				Page No.
E30C E30D E30E	SUBTRACT LOGICAL (64) MULTIPLY SINGLE (64) DIVIDE SINGLE (64) CONVERT TO BINARY (64) LOAD REVERSED (64)	SLG MSG DSG CVBG LRVG	RXE C RXE RXE RXE RXE	N N N N	,	A A A A	SP	IK Dd IK			B2 B2 B2	7-145 7-110 7-78 7-70 7-91
E315 E316 E317	LOAD (64<32) LOAD HALFWORD (64) LOAD LOGICAL (64<32) LOAD LOGICAL THIRTY ONE BITS ADD (64<32)	LGF LGH LLGF LLGT AGF	RXE RXE RXE RXE RXE C	N N N N	,	A A A A		IF			B2 B2	7-83 7-87 7-87 7-88 7-16
E31A E31B E31C	SUBTRACT (64<32) ADD LOGICAL (64<32) SUBTRACT LOGICAL (64<32) MULTIPLY SINGLE (64<32) DIVIDE SINGLE (64<32)	SGF ALGF SLGF MSGF DSGF	RXE C RXE C RXE C RXE RXE	N N N N		A A A A	SP	IF IK			B2 B2	7-144 7-17 7-145 7-110 7-78
E31F E320 E321	LOAD REVERSED (32) LOAD REVERSED (16) COMPARE (64) COMPARE LOGICAL (64) STORE (64)	LRV LRVH CG CLG STG	RXE RXE RXE C RXE C RXE	N3 N3 N N		A A A A				ST	B2 B2 B2	7-91 7-91 7-33 7-43 7-138
E32F E330 E331	CONVERT TO DECIMAL (64) STORE REVERSED (64) COMPARE (64<32) COMPARE LOGICAL (64<32) STORE REVERSED (32)	CVDG STRVG CGF CLGF STRV	RXE RXE RXE C RXE C RXE	N N N N N		A A A A				ST ST	B2 B2 B2	7-70 7-143 7-33 7-43 7-143
E346 E380 E381	STORE REVERSED (16) BRANCH ON COUNT (64) AND (64) OR (64) EXCLUSIVE OR (64)	STRVH BCTG NG OG XG	RXE RXE RXE C RXE C RXE C	N3 N N N N		A A A			В	ST	B2 B2	7-143 7-24 7-18 7-111 7-79
E387 E388 E389	MULTIPLY LOGICAL (128<64) DIVIDE LOGICAL (64<128) ADD LOGICAL WITH CARRY (64) SUBTRACT LOGICAL WITH BORROW (64) STORE PAIR TO QUADWORD	MLG DLG ALCG SLBG STPQ	RXE RXE RXE C RXE C RXE	N N N N		A A A	SP SP	IK		ST	B2 B2 B2	7-109 7-78 7-18 7-146 7-143
E390 E391 E396	LOAD PAIR FROM QUADWORD LOAD LOGICAL CHARACTER LOAD LOGICAL HALFWORD MULTIPLY LOGICAL (64<32) DIVIDE LOGICAL (32<64)	LPQ LLGC LLGH ML DL	RXE RXE RXE RXE RXE	N N N N3 N3		A A A	SP SP SP	IK			B2 B2 B2	7-90 7-87 7-88 7-109 7-78
E399 E500 E501	ADD LOGICAL WITH CARRY (32) SUBTRACT LOGICAL WITH BORROW (32) LOAD ADDRESS SPACE PARAMETERS TEST PROTECTION STORE REAL ADDRESS	ALC SLB LASP TPROT STRAG	RXE C RXE C SSE C SSE C SSE	N3 N3		ĄΊ	SP	S0		ST		7-17 7-146 10-30 10-113 10-96

Figure B-3 (Part 11 of 13). Instructions Arranged by Operation Code

Op Code	Name	Mne- monic						CI	nara	cte	eris	stic	cs						Page No.
	MOVE WITH SOURCE KEY MOVE WITH DESTINATION KEY MOVE INVERSE PACK ASCII UNPACK ASCII	MVCSK MVCDK MVCIN PKA UNPKA	SSE SS SS	С	E2 E2	QQ	A A A A	SP SP				GM GM					B1 B1 B1	B2 B2 B2	10-54 10-52 7-93 7-113 7-159
EB0A EB0B EB0C	LOAD MULTIPLE (64) SHIFT RIGHT SINGLE (64) SHIFT LEFT SINGLE (64) SHIFT RIGHT SINGLE LOGICAL (64) SHIFT LEFT SINGLE LOGICAL (64)	LMG SRAG SLAG SRLG SLLG	RSE RSE RSE RSE RSE		N N N N		A			IF								B2	7-89 7-137 7-135 7-137 7-135
EB1C EB1D EB20	TRACE (64) ROTATE LEFT SINGLE LOGICAL (64) ROTATE LEFT SINGLE LOGICAL (32) COMPARE LOGICAL C. UNDER MASK (high) STORE MULTIPLE (64)	TRACG RLLG RLL CLMH STMG	RSE RSE RSE RSE RSE	С	N N N3 N	Р	A A A	SP		T	¢					ST		B2	10-115 7-130 7-130 7-43 7-142
EB26 EB2C EB2F	STORE CONTROL (64) STORE MULTIPLE HIGH STORE CHARACTERS UNDER MASK (high) LOAD CONTROL (64) COMPARE AND SWAP (64)	STCTG STMH STCMH LCTLG CSG	RSE RSE	С	N N N N	P P	A A A A	SP SP SP			\$					ST ST ST		B2 B2 B2	10-93 7-143 7-189 10-39 7-40
EB44 EB45 EB80	COMPARE DOUBLE AND SWAP (64) BRANCH ON INDEX HIGH (64) BRANCH ON INDEX LOW OR EQUAL (64) INSERT CHARACTERS UNDER MASK (high) MOVE LONG UNICODE	CDSG BXHG BXLEG ICMH MVCLU	RSE	С	N N N N E2		A A A	SP SP			\$			- 1	B B	ST ST	R1	B2	7-40 7-24 7-25 7-82 7-101
EB96 EBC0 EC44	COMPARE LOGICAL LONG UNICODE LOAD MULTIPLE HIGH TEST DECIMAL BRANCH RELATIVE ON INDEX HIGH (64) BRANCH RELATIVE ON INDEX L OR E (64)	CLCLU LMH TP BRXHG BRXLG	RSE RSL		E2 N E2 N		A A A	SP							B B		R1		7-50 7-90 8-13 7-28 7-28
ED05 ED06 ED07	LOAD LENGTHENED (short to long BFP) LOAD LENGTHENED (long to ext. BFP) LOAD LENGTHENED (short to ext. BFP) MULTIPLY (long to extended BFP) COMPARE AND SIGNAL (short BFP)	LDEB LXDB LXEB MXDB KEB	RXE RXE RXE RXE RXE	С			A A A A	SP	Db Db Db Db Db	Xi Xi Xi								B2 B2 B2	19-37 19-37 19-37 19-39 19-24
ED0A ED0B ED0C	COMPARE (short BFP) ADD (short BFP) SUBTRACT (short BFP) MULTIPLY (short to long BFP) DIVIDE (short BFP)	CEB AEB SEB MDEB DEB	RXE RXE RXE RXE RXE	C			A A A A		Db Db Db Db Db	Xi Xi Xi	Xz	Хо	Xu X Xu X	(x				B2 B2 B2	19-23 19-18 19-45 19-39 19-29
ED0F ED10 ED11	MULTIPLY AND ADD (short BFP) MULTIPLY AND SUBTRACT (short BFP) TEST DATA CLASS (short BFP) TEST DATA CLASS (long BFP) TEST DATA CLASS (extended BFP)	MAEB MSEB TCEB TCDB TCXB	RXF RXF RXE RXE RXE	C			A A	SP	Db Db Db Db Db				Xu >						19-41 19-41 19-45 19-45 19-45

Figure B-3 (Part 12 of 13). Instructions Arranged by Operation Code

Op Code	Name	Mne- monic		Ch	naracteristics	Page No.
ED15 ED17 ED18	SQUARE ROOT (short BFP) SQUARE ROOT (long BFP) MULTIPLY (short BFP) COMPARE AND SIGNAL (long BFP) COMPARE (long BFP)	SQEB SQDB MEEB KDB CDB	RXE RXE RXE RXE C	A A A	Db Xi Xx B2 Db Xi Xo Xu Xx B2 Db Xi B2 B2	19-44 19-44 19-39 19-24 19-23
ED1B ED1C ED1D	ADD (long BFP) SUBTRACT (long BFP) MULTIPLY (long BFP) DIVIDE (long BFP) MULTIPLY AND ADD (long BFP)	ADB SDB MDB DDB MADB	RXE C RXE C RXE RXE RXF	A A A	Db Xi Xo Xu Xx B2 Db Xi Xo Xu Xx B2 Db Xi Xz Xo Xu Xx B2	19-18 19-45 19-39 19-29 19-41
ED24 ED25 ED26	MULTIPLY AND SUBTRACT (long BFP) LOAD LENGTHENED (short to long HFP) LOAD LENGTHENED (long to ext. HFP) LOAD LENGTHENED (short to ext. HFP) SQUARE ROOT (short HFP)	MSDB LDE LXD LXE SQE	RXF RXE RXE RXE RXE	A A SP A SP	Da B2 Da B2 Da B2 Da B2	19-41 18-15 18-15 18-15 18-19
	SQUARE ROOT (long HFP) MULTIPLY (short HFP) PERFORM LOCKED OPERATION LOAD MULTIPLE DISJOINT SHIFT AND ROUND DECIMAL	SQD MEE PLO LMD SRP	RXE RXE SS C SS N SS C	A A SP A	Da EU EO B2	18-19 18-18 7-115 7-89 8-11
F1 F2 F3 F8 F9	MOVE WITH OFFSET PACK UNPACK ZERO AND ADD COMPARE DECIMAL	MVO PACK UNPK ZAP CP	SS SS SS SS C SS C		ST B1 B2 ST B1 B2 ST B1 B2 ST B1 B2 Dd DF ST B1 B2 B1 B2	7-112 7-158 8-13
FA FB FC FD	ADD DECIMAL SUBTRACT DECIMAL MULTIPLY DECIMAL DIVIDE DECIMAL	AP SP MP DP	SS C SS C SS SS			8-12 8-11

Figure B-3 (Part 13 of 13). Instructions Arranged by Operation Code

Appendix C. Condition-Code Settings

This appendix lists the condition-code setting for instructions in ESAME which set the condition code. In addition to those instructions listed which set the condition code, the condition code may be changed by DIAGNOSE and the target of EXECUTE. The condition code is loaded by LOAD PSW, LOAD PSW EXTENDED, PROGRAM RETURN, RESUME PROGRAM, and

SET PROGRAM MASK and by an interruption. The condition code is set to zero by initial CPU reset and is loaded by the successful conclusion of the initial-program-loading sequence.

Some models may offer instructions which set the condition code and do not appear in this document, such as those provided for assists or as part of special or custom features.

	Condition Code								
Instruction	0	1	2	3					
ADD (gen) ADD (BFP) ADD DECIMAL ADD HALFWORD ADD HALFWORD IMMEDIATE	Zero Zero Zero Zero Zero	< zero < zero < zero < zero < zero	> zero > zero > zero > zero > zero	Overflow NaN Overflow Overflow Overflow					
ADD LOGICAL ADD LOGICAL WITH CARRY ADD NORMALIZED ADD UNNORMALIZED AND	Zero, no carry Zero, no carry Zero Zero Zero Zero	Not zero, no carry Not zero, no carry < zero < zero Not zero	Zero, carry Zero, carry zero zero zero	Not zero, carry Not zero, carry 					
CANCEL SUBCHANNEL CHECKSUM CLEAR SUBCHANNEL COMPARE (gen, HFP) COMPARE (BFP)	Function initiated Checksum complete Function initiated Equal	 Low Low	 High High	Not operational CPU-determined completion Not operational Unordered					
COMPARE AND FORM CODEWORD COMPARE AND SIGNAL COMPARE AND SWAP COMPARE AND SWAP AND PURGE COMPARE DECIMAL	Equal Equal Equal Equal Equal Equal	OCB=0: low OCB=1: high Low Not equal Not equal Low	OCB=0: high OCB=1: low High High	Unordered					

Figure C-1 (Part 1 of 6). Summary of Condition-Code Settings

© Copyright IBM Corp. 1990-2001

	Condition Code									
Instruction	0	1	2	3						
COMPARE DOUBLE AND SWAP COMPARE HALFWORD COMPARE HALFWORD IMMEDIATE COMPARE LOGICAL COMPARE LOGICAL CHARACTERS UNDER MASK	Equal Equal Equal Equal Equal	Not equal Low Low Low Low	 High High High High	 						
COMPARE LOGICAL LONG COMPARE LOGICAL LONG EXTENDED COMPARE LOGICAL LONG UNICODE	Equal Equal Equal	Low Low	High High High	 CPU-determined completion CPU-determined						
COMPARE LOGICAL STRING	 Equal	Low	 High 	completion CPU-determined completion						
COMPARE UNTIL SUBSTRING EQUAL	Equal substrings	Last bytes equal	Last bytes unequal	CPU-determined completion						
COMPRESSION CALL CONVERT BFP TO HFP CONVERT HFP TO BFP CONVERT TO FIXED CONVERT UNICODE TO UTF-8	Op2 processed Zero Zero Zero Data processed	Op1 full and op2 not processed < zero < zero < zero Op1 full	 > zero > zero 	CPU-determined completion Special case Special case Special case CPU-determined completion						
CONVERT UTF-8 TO UNICODE DIVIDE TO INTEGER EDIT EDIT AND MARK EXCLUSIVE OR	Data processed Remainder complete; normal quotient Zero Zero Zero	Op1 full Remainder complete; quotient overflow or NaN < zero < zero Not zero	Remainder incomplete; normal quotient > zero > zero	CPU-determined completion Remainder incomplete; quotient overflow or NaN						
EXTRACT STACKED STATE HALT SUBCHANNEL	Branch state entry Function initiated	Program-call state entry Status-pending with other than interme- diate status	 Busy	 Not operational						
INSERT ADDRESS SPACE CONTROL INSERT CHARACTERS UNDER MASK LOAD ADDRESS SPACE PARAMETERS	mode		Access-register mode First bit zero Secondary ASN not available or not authorized	Home-space mode Space-switch event						

Figure C-1 (Part 2 of 6). Summary of Condition-Code Settings

		Condit	ion Code	
Instruction	0	1	2	3
LOAD AND TEST (gen, HFP) LOAD AND TEST (BFP) LOAD COMPLEMENT (gen) LOAD COMPLEMENT (BFP) LOAD COMPLEMENT (HFP)	Zero Zero Zero Zero Zero	< zero < zero < zero < zero < zero	> zero > zero > zero > zero > zero	 NaN Overflow NaN
LOAD NEGATIVE (gen, HFP) LOAD NEGATIVE (BFP) LOAD POSITIVE (gen)	Zero Zero Zero available	< zero < zero invalid	 > zero invalid	 NaN Overflow not available or length violation
LOAD POSITIVE (BFP) LOAD POSITIVE (HFP)	Zero Zero		> zero > zero	NaN
LOAD REAL ADDRESS MODIFY SUBCHANNEL	Translation SCHIB information placed in subchannel	ST entry invalid Status-pending	PT entry invalid Busy	ASCE or entry not available Not operational
MOVE LONG	Length equal	Length low	Length high	Destructive overlap
MOVE LONG EXTENDED	Length equal	Length low	Length high	CPU-determined completion
MOVE LONG UNICODE	Length equal	Length low	Length high	CPU-determined completion
MOVE PAGE	Data moved	Operand 1 invalid, both valid in ES, locked, or ES error	Operand 2 invalid	
MOVE STRING		Data moved		CPU-determined completion
MOVE TO PRIMARY MOVE TO SECONDARY MOVE WITH KEY	Length =< 256 Length =< 256 Length =< 256	 	 	Length > 256 Length > 256 Length > 256

Figure C-1 (Part 3 of 6). Summary of Condition-Code Settings

	Condition Code									
Instruction	0	1	2	3						
OR PAGE IN PAGE OUT	Zero Page-in operation completed Page-out operation	Not zero Expanded- storage data error Expanded- storage data		 Expanded- storage block not available Expanded- storage block						
PERFORM LOCKED OPERATION if test bit zero	completed Equal	error Op1 not equal	Op1 equal, op3 not equal (dcs only)	not available						
PERFORM LOCKED OPERATION if test bit one	Function code valid			Function code invalid						
RESET CHANNEL PATH RESET REFERENCE BIT EXTENDED RESUME SUBCHANNEL SEARCH STRING SET CLOCK SHIFT AND ROUND DECIMAL SHIFT LEFT (DOUBLE/SINGLE) SHIFT RIGHT (DOUBLE/SINGLE) SIGNAL PROCESSOR START SUBCHANNEL	Function initiated R bit zero, C bit zero Function initiated Set Zero Zero Zero Order accepted Function initiated	R bit zero, C bit one Status pending Found Secure < zero < zero < zero Status stored Status-pending	Busy R bit one, C bit zero Function not applicable Not found > zero > zero > zero Busy Busy	Not operational R bit one, C bit one Not operational CPU-determined completion Not operational Overflow Overflow Not operational Not operational						
STORE CHANNEL REPORT WORD STORE CLOCK STORE CLOCK EXTENDED STORE SUBCHANNEL STORE SYSTEM INFORMATION	CRW stored Set Set SCHIB stored Information provided	Zeros stored Not set Not set	 Error Error	Stopped or not operational Stopped or not operational Not operational Information not available						
SUBTRACT (gen) SUBTRACT (BFP) SUBTRACT DECIMAL SUBTRACT HALFWORD SUBTRACT LOGICAL	Zero Zero Zero Zero	< zero < zero < zero < zero Not zero,	> zero > zero > zero > zero Zero,	Overflow NaN Overflow Overflow Not zero,						

Figure C-1 (Part 4 of 6). Summary of Condition-Code Settings

	Condition Code								
Instruction	0	1	2	3					
SUBTRACT LOGICAL WITH BORROW SUBTRACT NORMALIZED (HFP) SUBTRACT UNNORMALIZED (HFP) TEST ACCESS TEST ADDRESSING MODE	Zero, borrow Zero Zero ALET 0 Twenty-four bit mode	no exceptions	no borrow Zero, no borrow > zero > zero PS access list, no exceptions						
TEST AND SET TEST BLOCK TEST DATA CLASS TEST DECIMAL TEST PENDING INTERRUPTION	Left bit zero Usable Zero (no match) Digits and sign valid Interruption code not stored		 Digit invalid 	 Sign and digit invalid 					
TEST PROTECTION TEST SUBCHANNEL TEST UNDER MASK TEST UNDER MASK (HIGH/LOW) TRANSLATE AND TEST	Can fetch, can store IRB stored; subchannel status- pending All zeros All zeros	Can fetch, cannot store IRB stored; subchannel not status- pending Mixed Mixed, left bit zero Incomplete	Cannot fetch, cannot store Mixed, left bit one Complete	Translation not available Not operational All ones All ones					
TRANSLATE EXTENDED TRANSLATE ONE TO ONE, ONE TO TWO, TWO TO ONE, TWO TO TWO UNPACK ASCII UNPACK UNICODE UPDATE TREE	Data processed Character equal test charac- ter not found Sign plus Sign plus Equal	test charac-	 	CPU-determined completion CPU-determined completion Sign invalid Sign invalid GR5 nonzero, GR0 negative					
ZERO AND ADD	Zero	< zero	> zero	Overflow					

Figure C-1 (Part 5 of 6). Summary of Condition-Code Settings

```
Explanation:
> zero Result greater than zero.
< zero
         Result less than zero.
=< 256
         Equal to, or less than, 256.
> 256
         Greater than 256.
gen
         General instruction.
BFP
         Binary-floating-point instruction.
High
         First operand high.
HFP
         Hexadecimal-floating-point instruction.
Low
         First operand low.
Length
         Length of first operand.
NaN
         Not-a-number.
0CB
         Operand-control bit.
```

Figure C-1 (Part 6 of 6). Summary of Condition-Code Settings

Appendix G. Table of Powers of 2

MINUS

```
PLUS
1
2
                                     1.
0.5
0.25
                                     0.125
                          8
                                     0.0625
0.03125
0.01562 5
0.00781 25
                                     0.00390 625
0.00195 3125
0.00097 65625
0.00048 82812 5
                     4,096
8,192
16,384
32,768
                                     0.00024 41406 25
0.00012 20703 125
0.00006 10351 5625
0.00003 05175 78125
                    65,536
131,072
262,144
524,288
                 1,048,576
2,097,152
4,194,304
8,388,608
                                     16,777,216
33,554,432
67,108,864
134,217,728
             268,435,456
536,870,912
1,073,741,824
2,147,483,648
                              28
29
30
31
                                     4,294,967,296
8,589,934,592
17,179,869,184
34,359,738,368
                                     68,719,476,736
137,438,953,472
274,877,906,944
549,755,813,888
                                     17,592,186,044,416
35,184,372,088,832
70,368,744,177,664
140,737,488,355,328
                                     281,474,976,710,656
562,949,953,421,312
1,125,899,906,842,624
2,251,799,813,685,248
                                     48
                                     72,057,594,037,927,936
144,115,188,075,855,872
288,230,376,151,711,744
576,460,752,303,423,488
                                     1,152,921,504,606,846,976
2,305,843,009,213,693,952
4,611,686,018,427,387,904
9,223,372,036,854,775,808
                                     18,446,744,073,709,551,616
                                     0.00000 00000 00000 00005 42101 08624 27522 17003 72640 04349 70855 71289 0625
```

Figure G-1 (Part 1 of 2). Powers of 2

G-1 © Copyright IBM Corp. 1990-2001

```
18,446,744,073,709,551,616
36,893,488,147,419,103,232
73,786,976,294,838,206,464
147,573,952,589,676,412,928
                                                                                                                                                                                                         64
65
66
67
                                                                                 295,147,905,179,352,825,856
590,295,810,358,705,651,712
1,180,591,620,717,411,303,424
2,361,183,241,434,822,606,848
                                                                                                                                                                                                         68
69
70
71
                                                                              4,722,366,482,869,645,213,696
9,444,732,965,739,290,427,392
18,889,465,931,478,580,854,784
37,778,931,862,957,161,709,568
                                                                                                                                                                                                         72
73
74
75
                                                                          75,557,863,725,914,323,419,136
151,115,727,451,828,646,838,272
302,231,454,903,657,293,676,544
604,462,909,807,314,587,353,088
                                                                                                                                                                                                         76
77
78
79
                                                                   1,208,925,819,614,629,174,706,176
2,417,851,639,229,258,349,412,352
4,835,703,278,458,516,698,824,704
9,671,406,556,917,033,397,649,408
                                                                                                                                                                                                         80
81
82
83
                                                            19,342,813,113,834,066,795,298,816
38,685,626,227,668,133,590,597,632
77,371,252,455,336,267,181,195,264
154,742,504,910,672,534,362,390,528
                                                                                                                                                                                                         84
85
                                                                                                                                                                                                         86
87
                                                          309,485,009,821,345,068,724,781,056
618,970,019,642,690,137,449,562,112
,237,940,039,285,380,274,899,124,224
,475,880,078,570,760,549,798,248,448
                                                                                                                                                                                                         88
89
90
91
                                                4,951,760,157,141,521,099,596,496,896
9,903,520,314,283,042,199,192,993,792
19,807,040,628,566,084,398,385,987,584
39,614,081,257,132,168,796,771,975,168
                                                                                                                                                                                                         92
93
94
                                                                                                                                                                                                         95
                                             79,228,162,514,264,337,593,543,950,336
158,456,325,028,528,675,187,087,900,672
316,912,650,057,057,350,374,175,801,344
633,825,300,114,114,700,748,351,602,688
                                                                                                                                                                                                         96
97
98
99
                                 1,267,650,600,228,229,401,496,703,205,376
2,535,301,200,456,458,802,993,406,410,752
5,070,602,400,912,917,605,986,812,821,504
10,141,204,801,825,835,211,973,625,643,008
                                                                                                                                                                                                      100
101
102
                              20,282,409,603,651,670,423,947,251,286,016
40,564,819,207,303,340,847,894,502,572,032
81,129,638,414,606,681,695,789,005,144,064
162,259,276,829,213,363,391,578,010,288,128
                                                                                                                                                                                                      105
106
                      324,518,553,658,426,726,783,156,020,576,256
649,037,107,316,853,453,566,312,041,152,512
1,298,074,214,633,706,907,132,624,082,305,024
2,596,148,429,267,413,814,265,248,164,610,048
                                                                                                                                                                                                     108
109
                  5,192,296,858,534,827,628,530,496,329,220,096
10,384,593,717,069,655,257,060,992,658,440,192
20,769,187,434,139,310,514,121,985,316,880,384
41,538,374,868,278,621,028,243,970,633,760,768
              83,076,749,736,557,242,056,487,941,267,521,536
166,153,499,473,114,484,112,975,882,535,043,072
332,306,998,946,228,968,225,951,765,070,086,144
664,613,997,892,457,936,451,903,530,140,172,288
                                                                                                                                                                                                     116
117
118
119
   1,329,227,995,784,915,872,903,807,060,280,344,576
2,658,455,991,569,831,745,807,614,120,560,689,152
5,316,911,983,139,663,491,615,228,241,121,378,304
10,633,823,966,279,326,983,230,456,482,242,756,608
21,267,647,932,558,653,966,460,912,964,485,513,216
42,535,295,865,117,307,932,921,825,928,971,026,432
85,070,591,730,234,615,865,843,651,857,942,052,864
170,141,183,460,469,231,731,687,303,715,884,105,728
                                                                                                                                                                                                      124
125
126
127
340,282,366,920,938,463,463,374,607,431,768,211,456 128
```

Figure G-1 (Part 2 of 2). Powers of 2

Appendix H. Hexadecimal Tables

The material contained in this appendix is available only in the hardcopy version of this document.

© Copyright IBM Corp. 1990-2001

Appendix I. EBCDIC and Other Codes

The material contained in this appendix is available only in the hardcopy version of this document.

© Copyright IBM Corp. 1990-2001

Index

Numerics	access registers 2-4
2K-IDAW control 15-24	designation of 5-36
370-XA architecture 1-12	functions of 5-35
oro for alonitodialo il 12	instructions for use of 5-42
_	save areas for 3-56
A	validity bit for 11-22
A (ADD) binary instruction 7-16	access to storage 5-77
absolute address 3-3	See also reference
absolute storage 3-3	active
access-control bits in storage key 3-8	device 16-15
access exceptions 6-34, 6-41	subchannel 16-15
priority of 6-41	active allegiance 15-11
recognition of 6-34	active communication 15-11
access key 3-9	activity-control field (SCSW) 16-13
for channel-program execution 3-9, 15-21	following TEST SUBCHANNEL 14-19
for channel-subsystem monitoring 3-9	AD (ADD NORMALIZED) HFP instruction 18-8
for CPU 3-9	example A-39
access list 5-46	adaptive dictionary 7-66
See also access-list entry	ADB (ADD) BFP instruction 19-18
accessing capability, revocation of 5-41	ADBR (ADD) BFP instruction 19-18
allocation and invalidation of entries in 5-38	ADD BFP instructions 19-18
authorizing the use of entries in 5-39	ADD binary instructions 7-16
concepts 5-36	ADD DECIMAL instruction 8-5
designation (ALD) 5-45	example A-34
length (ALL) 5-46	ADD HALFWORD IMMEDIATE instruction 7-16
origin (ALO) 5-45	ADD HALFWORD instruction 7-16
access-list-controlled protection 3-11	example A-7
exception for 6-26	ADD LOGICAL Instructions 7-17
access-list designation 5-45	ADD LOGICAL WITH CARRY instructions 7-17
access-list entry (ALE) 5-46	ADD NORMALIZED HFP instructions 18-8
authorization index (ALEAX) 5-46	example A-39
number	ADD UNNORMALIZED HFP instructions 18-9
See ALEN	example A-39
sequence exception 6-18	additional floating-point (AFP) registers 9-2
as an access exception 6-34	address 3-2
sequence number (ALESN)	24-bit, 31-bit, and 64-bit 3-5
in ALE 5-46	in branch-address generation 5-9
in ALET 5-44	in operand address generation 5-8
token	absolute 3-3
See ALET	arithmetic 3-5, 5-8
access-register mode 3-28	unsigned binary 7-4
access-register translation (ART) 5-43	backward stack-entry 5-69
as part of LOAD REAL ADDRESS, STORE REAL	base
ADDRESS, TEST ACCESS, and TEST PRO-	See base address
TECTION 5-48	branch
introduction to 5-36	See branch address
lookaside buffer	comparison 12-1
See ALB	controls for 12-1
sequence of table fetches 5-83	effect on CPU state 4-2
access-register-translation (ART) tables 5-44	CPU
access regions narionalism (intr) tubics of the	See CPU address
	effective
	See effective address

© Copyright IBM Corp. 1990-2001

address (continued)	address-space-control element (ASCE) (continued)
failing-storage	type exception 6-18
See failing-storage address	address-and-translation-mode identification
format 3-2	(ATMID) 4-26
forward-section-header 5-69	addressing exception 6-15
generation 5-7	as an access exception 6-34, 6-41
for storage addressing 3-6	addressing mode 5-7
I/O 13-5	bit in linkage-stack state entry 5-71
instruction	bit in PSW 4-6
See instruction address	effect on address size 3-6
invalid 6-15	effect on operand-address generation 5-8
logical	effect on sequential instruction-address
See logical address	generation 5-7
numbering of for byte locations 3-2	effect on wraparound 3-6
PER	in branch-address generation 5-9
See PER address	in examples A-7
prefixing	in operand address generation 5-8
See prefix	set by BRANCH AND SAVE AND SET MODE
primary virtual	instruction 7-21
See primary virtual address	set by BRANCH AND SET MODE instruction 7-22
real 3-4	set by SET ADDRESSING MODE instruction 7-132
secondary virtual	use of 5-17
See secondary virtual address	ADR (ADD NORMALIZED) HFP instruction 18-8
size of 3-5	AE (ADD NORMALIZED) HFP instruction 18-8
controlled by addressing mode 5-7	example A-39
storage 3-2	AEB (ADD) BFP instruction 19-18
summary information 3-47	AEBR (ADD) BFP instruction 19-18
translation	AER (ADD NORMALIZED) HFP instruction 18-8
See dynamic address translation, prefix	AFP (additional floating-point) registers 9-2
types 3-3	AFP-register data exception 6-20
virtual 3-4	AFT (ASN first table) 3-19
wraparound	AFTE (ASN-first-table entry) 3-19
See wraparound	AFTO (ASN-first-table origin) 3-19
address-limit checking (I/O) 17-17	AFX (ASN-first-table index) 3-18
effect of I/O-system reset on 17-13	invalid bit 3-19
limit mode (bits in PMCW) 15-2	translation exception 6-18
address-limit-checking control (I/O) 15-23, 16-11	AG (ADD) binary instruction 7-16
used for IPL 17-15	AGF (ADD) binary instruction 7-16
address space 3-16	AGFR (ADD) binary instruction 7-16
AR-specified 5-35	AGHI (ADD HALFWORD IMMEDIATE)
changing of 3-17	instruction 7-16
control bits	AGR (ADD) binary instruction 7-16
control bit 5-65	AH (ADD HALFWORD) instruction 7-16
in PSW 4-6	example A-7
use in address translation 3-28	AHI (ADD HALFWORD IMMEDIATE) instruction 7-16
created by DAT 3-26	AKM (authorization key mask) 5-31
number	AL (ADD LOGICAL) instruction 7-17
See ASN	ALB (ART-lookaside buffer) 5-53
address-space-control element (ASCE) 3-29	entry
effective 3-34	clearing of 5-55
home 3-31	effect of translation changes on 5-55
in AST entry 3-20	usable state 5-54
used for access-register translation 5-48	ALC (ADD LOGICAL WITH CARRY) instruction 7-17
used for subspace groups 5-58	ALCG (ADD LOGICAL WITH CARRY) instruction 7-18
primary 3-29	ALCGR (ADD LOGICAL WITH CARRY)
secondary 3-30	instruction 7-17

ALCR (ADD LOGICAL WITH CARRY) Instruction 7-17	architectural mode (continued)
ALD (access-list designation) 5-45	selection of by signal-processor order 4-52
ALE	architecture
See access-list entry	compatibility 1-14
ALEAX (access-list-entry authorization index) 5-46	arithmetic
ALEN (access-list-entry number) 5-44	address
invalid bit 5-46	See address arithmetic
translation exception 6-18	binary 7-3
as an access exception 6-34	examples A-2
alert (class of machine-check condition) 11-12	decimal 8-2
alert interruption condition (I/O) 16-4	examples A-4, A-34
alert-status bit (I/O) 16-16	floating-point 9-1
ALESN (access-list-entry sequence number)	examples A-5, A-39
in ALE 5-46	logical (unsigned binary) 7-4
in ALET 5-44	examples A-3
ALET (access-list-entry token) 5-38, 5-44	ART
specification exception 6-18	See access-register translation
as an access exception 6-34	art-lookaside buffer
ALG (ADD LOGICAL) instruction 7-17	See ALB
ALGF (ADD LOGICAL) instruction 7-17	ASCE
ALGFR (ADD LOGICAL) instruction 7-17	See address-space-control element
ALGR (ADD LOGICAL) instruction 7-17	ASCE (address-space-control element)
alignment 3-3	type exception 6-18
ALL (access-list length) 5-46	ASCII character code
allegiance	handled by architecture xix
active 15-11	ASF-control bit
channel-path 15-10	See address-space-function-control bit
dedicated 15-11	ASN (address-space number) 3-17
effect on CLEAR SUBCHANNEL of 15-10	authorization 3-23
working 15-11	first table (AFT) 3-19
allowed interruptions 6-6	first-table (AFT) origin (AFTO) 3-19
ALO (access-list origin) 5-45	first-table index
ALR (ADD LOGICAL) instruction 7-17	See AFX
alter-and-display controls 12-2	first table origin (AFTO) 3-19
alteration	in entry-table entry 5-31
storage (PER event) 4-31	second table (AST) 3-19
ancillary-report bit	second-table (AST) origin (ASTO) 3-19
in channel-report word 17-21	second-table address in ETE 5-31
in machine-check-interruption code 11-18	second-table entry (ASTE)
in subchannel logout 16-34	for subspace groups 5-57
AND IMMEDIATE instructions 7-19	origin, in ALE 5-46
AND instructions 7-18	primary (PASTE) 5-29
examples A-8	pseudo 3-17
AP (ADD DECIMAL) instruction 8-5	sequence exception 6-19
example A-34	sequence exception as an access
AR (ADD) binary instruction 7-16	exception 6-34
AR-specified (access-register-specified) 3-5, 3-16	sequence number (ASTESN), in ALE 5-47
address space 3-16, 5-35	sequence number (ASTESN), in ASTE 5-48
virtual address 3-5	validity exception 6-19
AR-specified (access-register-specified) virtual address	validity exception as an access exception 6-34
effective address-space-control element for 3-34	second-table index
architectural mode	See ASX
identification 3-53	trace-control bit 4-13
indication of 12-2	translation 3-18
selection of by IML controls 12-3	exceptions 6-44
selection of by manual controls 12-2	translation-control bit 3-18, 5-25

assembler language A-7	В
instruction formats in	_
See instruction lists and page numbers in	B field of instruction 5-8
Appendix B	backed-up bit (machine-check condition) 11-18
assigned storage locations 3-51	backup
AST (ASN second table) 3-19	processing (synchronous machine-check
AST entry 5-47	condition) 11-18
See also ASN-second-table entry	backward stack-entry address 5-69
ASTE	backward stack-entry validity bit 5-69
See ASN-second-table entry	BAKR (BRANCH AND STACK) instruction 10-10
ASTESN (AST-entry sequence number)	examples A-10
in ALE 5-47	BAL (BRANCH AND LINK) instruction 7-19
in ASTE 5-48	examples A-8
ASTO (ASN-second-table origin) 3-19	BALR (BRANCH AND LINK) instruction 7-19
ASX (ASN-second-table index) 3-18	examples A-8
invalid bit 3-19	BAS (BRANCH AND SAVE) instruction 7-20
use in ART 5-47	example A-8
translation exception 6-20	base address 5-8
AT	register for 2-3
See authority table	base-AST-entry origin (BASTEO) 5-56
ATL (authority-table length) 3-20	base space 5-14
use in ART 5-48	base-space bit 5-58
ATMID (addressing-and-translation-mode	base-authority state 10-7
identification) 4-26	basic addressing mode
ATO (authority-table origin) 3-19	bit in entry-table entry 5-30
use in ART 5-47	basic I/O functions 15-1
attached ART-table entry 5-54	basic operator facilities 12-1
attached region-table, segment-table, or page-table	basic PROGRAM CALL 5-61, 10-59
entry 3-43	BASR (BRANCH AND SAVE) instruction 7-20
•	example A-8
attachment of I/O devices 13-2	BASSM (BRANCH AND SAVE AND SET MODE)
AU (ADD UNNORMALIZED) HFP instruction 18-9	instruction 7-21
example A-39	example A-8
AUR (ADD UNNORMALIZED) HFP instruction 18-9	BASTEO (base-AST-entry origin) 5-56
authority table (AT) 5-25	BC (BRANCH ON CONDITION) instruction 7-23
designation 3-19, 5-47	example A-11
length 3-20, 5-48	BCR (BRANCH ON CONDITION) instruction 7-23
origin 3-19, 5-47	BCT (BRANCH ON COUNT) instruction 7-24
authorization	example A-12
ASN 3-23	BCTG (BRANCH ON COUNT) instruction 7-24
index (AX) 3-23, 5-25	BCTGR (BRANCH ON COUNT) instruction 7-24
key mask (AKM) 5-31	BCTR (BRANCH ON COUNT) instruction 7-24
mechanisms 5-23	example A-12
summary of 5-27	BFP
testing of 5-63	data class
authorization check 16-36	testing of 19-45
automatic reconfiguration 1-12	BFP (binary floating point) 9-1
auxiliary storage 3-1, 3-26	BFP data 19-4
availability (characteristic of a system) 1-15	
AW (ADD UNNORMALIZED) HFP instruction 18-9	conversion of 9-8
AWR (ADD UNNORMALIZED) HFP instruction 18-9	BFP facility 19-1
AX (authorization index) 3-23, 5-25	BFP-instruction data exception 6-20
AXBR (ADD) BFP instruction 19-18	bias for exponent 19-4
AXR (ADD NORMALIZED) HFP instruction 18-8	big endian 7-92
	bimodal addressing
	See addressing mode

binary	BRANCH RELATIVE AND SAVE Instruction 7-26
See also fixed point	BRANCH RELATIVE AND SAVE LONG
arithmetic 7-3	instruction 7-26
examples A-2	BRANCH RELATIVE ON CONDITION instruction 7-26
negative zero 7-3	BRANCH RELATIVE ON CONDITION LONG
number representation 7-2	instruction 7-26
examples A-2	BRANCH RELATIVE ON COUNT instruction 7-27
overflow 7-3	BRANCH RELATIVE ON INDEX HIGH
example A-2	instruction 7-28
sign bit 7-3	BRANCH RELATIVE ON INDEX LOW OR EQUAL
binary floating point (BFP) 9-1	instruction 7-28
binary integer	branch state entry 5-70, 10-10
conversion from floating point 18-11, 19-26	branch-trace-control bit 4-13
conversion to floating point 18-11, 19-26	branching
binary-to-decimal conversion 7-70	branch-address generation 5-9
-	
example A-18	in a channel program 15-40
bit 3-2	relative 5-9
numbering of within a group of bytes 3-2	to perform decision making, loop control, and sub-
bits to left of compressed data 7-62	routine linkage 5-10
bits to right of compressed data 7-62	using the linkage stack 5-62
block-concurrent storage references 5-87	BRAS (BRANCH RELATIVE AND SAVE)
block number	instruction 7-26
expanded storage 2-2	BRASL (BRANCH RELATIVE AND SAVE LONG)
block of I/O data 15-21	instruction 7-26
block of storage 3-3	BRC (BRANCH RELATIVE ON CONDITION)
See also page	instruction 7-26
testing for usability of 10-110	BRCL (BRANCH RELATIVE ON CONDITION LONG)
borrow 7-146	instruction 7-26
boundary alignment 3-3	BRCT (BRANCH RELATIVE ON COUNT)
for instructions 5-3	instruction 7-27
branch address 5-9	BRCTG (BRANCH RELATIVE ON COUNT)
control bit 4-24	instruction 7-27
in linkage-stack state entry 5-71	broadcasted-purging facility 1-7
in trace entry 4-20	BRXH (BRANCH RELATIVE ON INDEX HIGH) instruc-
BRANCH AND LINK instructions 7-19	tion 7-28
examples A-8	BRXHG (BRANCH RELATIVE ON INDEX HIGH)
BRANCH AND SAVE AND SET MODE	instruction 7-28
instruction 7-21	BRXLE (BRANCH RELATIVE ON INDEX LOW OR
examples A-8	EQUAL) instruction 7-28
BRANCH AND SAVE instructions 7-20	BRXLG (BRANCH RELATIVE ON INDEX LOW OR
examples A-8	EQUAL) instruction 7-28
BRANCH AND SET AUTHORITY instruction 10-6	BSA (BRANCH AND SET AUTHORITY)
BRANCH AND SET MODE instruction 7-22	instruction 10-6
examples A-8	BSG (BRANCH IN SUBSPACE GROUP)
BRANCH AND STACK instruction 10-10	instruction 10-13
examples A-10	BSM (BRANCH AND SET MODE) instruction 7-22
BRANCH IN SUBSPACE GROUP instruction 10-13	example A-8
BRANCH ON CONDITION instructions 7-23	buffer storage (cache) 3-2
example A-11	burst mode (channel-path operation) 13-3
BRANCH ON COUNT instructions 7-24	busy
example A-12	in I/O operations 13-7
BRANCH ON INDEX HIGH instruction 7-24	in SIGNAL PROCESSOR 4-53
examples A-12	BXH (BRANCH ON INDEX HIGH) instruction 7-24
BRANCH ON INDEX LOW OR EQUAL	examples A-12
instruction 7-25	BXHG (BRANCH ON INDEX HIGH) instruction 7-24
examples A-13	

BXLE (BRANCH ON INDEX LOW OR EQUAL) instruction 7-25	CDFBR (CONVERT FROM FIXED) BFP instruction 19-26
examples A-13	CDFR (CONVERT FROM FIXED) HFP
BXLEG (BRANCH ON INDEX LOW OR EQUAL)	instruction 18-11
instruction 7-25	CDGBR (CONVERT FROM FIXED) BFP
bypassing POST and WAIT A-45	instruction 19-26
byte 3-2	CDGR (CONVERT FROM FIXED) HFP
numbering of in storage 3-2	instruction 18-11
byte index (BX) 3-27	CDR (COMPARE) HFP instruction 18-10
byte-multiplex mode (channel-path operation) 13-3	examples A-40
	CDS (COMPARE DOUBLE AND SWAP)
^	instruction 7-40
C	examples A-44
C (COMPARE) binary instruction 7-33	CDSG (COMPARE DOUBLE AND SWAP)
cache 3-2	instruction 7-40
called-space identification 5-72	CDSS (compressed-data symbol size) 7-60
cancel-I/O facility 1-8	CE (COMPARE) HFP instruction 18-10
CANCEL SUBCHANNEL instruction 14-4	CEB (COMPARE) BFP instruction 19-23
capability list 5-40	CEBR (COMPARE) BFP instruction 19-23
carry 7-3	CEFBR (CONVERT FROM FIXED) BFP
CBC (checking-block code) 11-2	instruction 19-26
invalid 11-2	CEFR (CONVERT FROM FIXED) HFP
in registers 11-10	instruction 18-11
in storage 11-6	CEGBR (CONVERT FROM FIXED) BFP
in storage keys 11-7	instruction 19-26
near-valid 11-2	CEGR (CONVERT FROM FIXED) HFP
valid 11-2	instruction 18-11
CBN (compressed-data bit number) 7-59	central processing unit
example of 7-65	See CPU
CCC (channel-control check) 16-27	CER (COMPARE) HFP instruction 18-10
CCW (channel-command word) 15-26	CFC (COMPARE AND FORM CODEWORD)
address of 16-18	instruction 7-33
byte count in 15-27	example A-51
chaining 15-30	CFDBR (CONVERT TO FIXED) BFP instruction 19-26
check (in subchannel logout) 16-33	CFDR (CONVERT TO FIXED) HFP instruction 18-11
contents of 15-26	CFBR (CONVERT TO FIXED) BFP instruction 19-26
current 15-26	CFER (CONVERT TO FIXED) HFP instruction 18-11
designation of storage area in 15-27, 15-28	CFXBR (CONVERT TO FIXED) BFP instruction 19-26
format-0 and format-1 15-26	CFXR (CONVERT TO FIXED) HFP instruction 18-11
format control 16-10	
used for IPL 17-15	CG (COMPARE) binary instruction 7-33 CGDBR (CONVERT TO FIXED) BFP instruction 19-26
IDA flag in 15-27	CGDR (CONVERT TO FIXED) HFP instruction 18-11
indirect data addressing used in 13-7, 15-35	,
invalid format of 16-25	CGER (CONVERT TO FIXED) BFP instruction 19-26
invalid specification of 16-24	CGER (CONVERT TO FIXED) HFP instruction 18-11
PCI flag in 15-27	CGF (COMPARE) binary instruction 7-33
prefetch control in 16-10	CGFR (COMPARE) binary instruction 7-33
used for IPL 17-15	CGHI (COMPARE HALFWORD IMMEDIATE) instruc-
prefetching 15-32	tion 7-42
role in I/O operations of 13-6	CGR (COMPARE) binary instruction 7-33
skip flag in 15-27	CGXBR (CONVERT TO FIXED) BFP instruction 19-26
suspend flag in 15-27	CGXR (CONVERT TO FIXED) HFP instruction 18-11
CD (COMPARE) HFP instruction 18-10	CH (COMPARE HALFWORD) instruction 7-42
CDB (COMPARE) BFP instruction 19-23	example A-14
CDBR (COMPARE) BFP instruction 19-23	chaining check (subchannel status) 16-29
ODDIT (OOMI /ITE) DIT MISHAGIION 19-20	chaining of CCWs 15-30

chaining of CRWs 17-20, 17-21	channel-subsystem recovery 11-4, 17-18
change bit in storage key 3-8	channel-subsystem timer 17-2
change recording 3-14	effect of I/O-system reset on 17-13
channel-control check (subchannel status) 16-27	channel-subsystem timing 17-2
channel-data check (subchannel status) 16-26	channel-subsystem timing-facility bit (in PMCW) 15-4
channel path 13-2	characteristic (of HFP number) 18-1
active allegiance for 15-11	See also exponent
available for selection 15-12	characters
dedicated allegiance for 15-11	represented by eight-bit code xix
effect of I/O-system reset on 17-12	check bits 3-2, 11-2
multipath mode of 15-3, 15-20	check stop 4-3, 11-11
not operational 16-12	as signal-processor status 4-56
parallel-I/O-interface type 13-3	during manual operation 12-1
serial-I/O-interface type 13-2	effect on CPU timer 4-41
storing of status for 14-15	entering of 11-13
type of 13-2, 13-5	indicator 12-3
working allegiance for 15-11	malfunction alert for 6-12
channel-path reset 17-10	system 11-11
effect of I/O-system reset on 17-13	checking block 11-2
channel-path-reset function 15-44	checking-block code
completion of 15-44	See CBC
initiation by RESET CHANNEL PATH 14-8	checkpoint 11-2
reset signal issued as part of 17-10	checkpoint synchronization 11-3
signaling for 15-44	action 11-4
channel-path-status word 14-15	operations 11-3
channel-path timeout	CHECKSUM instruction 7-29
indicator for (in ERW) 16-37	CHI (COMPARE HALFWORD IMMEDIATE)
channel program 15-26	instruction 7-42
2K-IDAW control for 15-24	CHPID (channel-path identifier) 13-5
execution of 15-20	in PMCW 15-7
resumption of 14-10	used in RESET CHANNEL PATH 14-8
suspension of 13-8, 15-37	CKSM (CHECKSUM) instruction 7-29
format-2-IDAW control for 15-24	CL (COMPARE LOGICAL) instruction 7-43
modification control for 15-22	class
performance of 13-6	of BFP data 19-5
serialization 5-91	testing of 19-45
streaming-mode control for 15-22	CLC (COMPARE LOGICAL) instruction 7-43
suspend control for 15-21	example A-14
synchronization control for 15-23	CLCL (COMPARE LOGICAL LONG) instruction 7-44
channel-program address 16-18	example A-16
field-validity flag for in IRB 16-34	CLCLE (COMPARE LOGICAL LONG EXTENDED)
used for IPL 17-15	instruction 7-46
channel report 17-19	CLCLU (COMPARE LOGICAL LONG UNICODE)
generated as a result of RCHP 14-9	instruction 7-50
channel report pending 11-17, 17-19	clear function 15-13
effect of I/O-system reset on 17-13	bit in SCSW for 16-13
subclass-mask bit for 11-24	completion of 15-14
channel subsystem 2-6, 13-1	initiated by CLEAR SUBCHANNEL 14-4
addressing used in 13-5	path management for 15-13
damage 11-18	pending 16-15
	. •
effect of I/O-system reset on 17-11	signaling for 15-14
effect of power-on reset on 4-47	subchannel modification by 15-13
isolated state of 16-36	clear reset 4-46
channel-subsystem-call facility 1-11	clear signal 17-9
channel-subsystem monitoring 17-1	issued as part of clear function 15-14
effect of I/O-system reset on 17-13	

CLEAR SUBCHANNEL instruction 14-4	code (continued)
effect on device status of 15-14	operation 5-2
function initiated by 15-13	PER
use of after RESET CHANNEL PATH 14-9	See PER code
clearing operation	reporting-source (I/O) 17-21
by clear-reset function 4-46	storage-access (in subchannel logout) 16-34
by load-clear key 12-3	version 10-94
by system-reset-clear key 12-5	codeword (for sorting operations) 7-33
by TEST BLOCK instruction 10-110	example A-52
CLG (COMPARE LOGICAL) binary instruction 7-43	command chaining of CCWs 15-33
CLGF (COMPARE LOGICAL) binary instruction 7-43	effect of status modifier on 15-34
CLGFR (COMPARE LOGICAL) binary instruction 7-43	flag in CCW for 15-27
CLGR (COMPARE LOGICAL) binary instruction 7-43	overview of 13-8
•	command code in CCW 15-27
CLI (COMPARE LOGICAL) instruction 7-43	
example A-15	applicable flags 15-39
CLM (COMPARE LOGICAL CHARACTERS UNDER	invalid 16-24
MASK) instruction 7-43	command retry 15-41
example A-15	effect on PCI of 15-35
CLMH (COMPARE LOGICAL CHARACTERS UNDER	commands (I/O) 15-27
MASK) instruction 7-43	transfer in channel 15-40
clock	common I/O-device commands
See TOD clock	publication referenced xix
clock comparator 4-39	common-segment bit 3-33
external interruption 6-11	COMPARE AND FORM CODEWORD instruction 7-33
save areas for 3-56	example A-51
validity bit for 11-22	COMPARE AND SIGNAL BFP instructions 19-24
clock unit 4-38, 7-142	COMPARE AND SWAP instruction 7-40
CLR (COMPARE LOGICAL) instruction 7-42	COMPARE AND SWAP AND PURGE
example A-15	instruction 10-18
CLST (COMPARE LOGICAL STRING) instruction 7-53	COMPARE AND SWAP instruction
examples A-17	examples A-44
CMPSC (COMPRESSION CALL) instruction 7-58	COMPARE BFP instructions 19-23
code	COMPARE binary instructions 7-33
ASCII	COMPARE DECIMAL instruction 8-6
handled by architecture xix	example A-34
checking-block	COMPARE DOUBLE AND SWAP instruction 7-40
See CBC	examples A-44
condition	COMPARE HALFWORD IMMEDIATE instruction 7-42
See condition code	COMPARE HALFWORD instruction 7-42
data-exception (DXC) 6-14	example A-14
decimal digit and sign 8-2	COMPARE HFP instructions 18-10
deferred condition (I/O) 16-8	examples A-40
EBCDIC	COMPARE LOGICAL instructions 7-42
handled by architecture xix	COMPARE LOGICAL CHARACTERS UNDER MASK
eight-bit	instruction 7-43
handled by architecture xix	example A-15
error-recovery (I/O) 17-21	COMPARE LOGICAL instructions
external-damage 11-23	examples A-14
validity bit for 11-21	COMPARE LOGICAL LONG EXTENDED
I/O-interruption subclass 15-2	instruction 7-46
instruction-length	COMPARE LOGICAL LONG instruction 7-44
See ILC	example A-16
interruption	COMPARE LOGICAL LONG UNICODE
	instruction 7-50
See interruption code	COMPARE LOGICAL STRING instruction 7-53
linkage-stack-entry type 5-68	
monitor	examples A-17
See monitor code	

COMPARE UNTIL SUBSTRING EQUAL	conceptual sequence 5-//
instruction 7-54	as related to storage-operand accesses 5-89
comparison	conclusion of I/O operations 13-8, 16-1
address	during data transfer 15-42
See address comparison	during initiation 15-41
decimal 8-6	for immediate commands 15-42
example A-34	prior to initiation 15-41
hexadecimal-floating-point	conclusion of instruction execution 5-19
examples A-40	concurrency of access for storage references 5-87
logical 7-5	concurrent sense
examples A-14	in ECW 16-40
of BFP data 19-8	
	indicator for (in ERW) 16-37
signed-binary 7-5	concurrent-sense count (in ERW) 16-37
TOD-clock 4-39	concurrent-sense facility 17-18
compatibility 1-14	condition code 4-6
among systems implementing different	deferred 16-8
architectures 1-15	for BFP instructions 19-9
among systems implementing same	in PSW 4-6
architecture 1-14	summary C-1
control-program 1-15	tested by BRANCH ON CONDITION
problem-state 1-15	instruction 7-23
completion of I/O functions	used for decision making 5-10
by channel-path-reset function 15-44	validity bit for 11-21
by clear function 15-14	conditional-swapping instructions
by halt function 15-15	See COMPARE AND SWAP instruction, COMPARE
during data transfer 15-42	DOUBLE AND SWAP instruction
during initiation 15-41	conditions for interruption
for immediate commands 15-42	See interruption conditions
start and resume 15-41	configuration 2-1
completion of instruction execution 5-19	of storage 3-3
completion of unit of operation 5-21	configuration-alert facility (I/O) 17-18
compressed-data bit number (CBN) 7-59	connective
example of 7-65	See logical connective
compressed-data symbol size (CDSS) 7-60	•
COMPRESSION CALL instruction 7-58	consistency (storage operand) 5-86
	examples A-47, A-49 console device 12-1
restriction related to	
on leftmost bits in symbol-translation-table	console integration 1-12
entry 7-63	control 4-1
on length of chain of compression-dictionary	instructions 10-1
entries 7-64	manual
on length of chain of expansion-dictionary	See manual operation
entries 7-64	control-program compatibility 1-15
on length of character symbol during	control register 2-4, 4-7
compression 7-64	save areas for 3-56
on length of character symbol during	validity bit 11-21
expansion 7-64	control-register assignment 4-8
on number of children 7-64, 7-66	(CRx.y indicates control register x, bit position y)
on offset to symbol-translation table 7-61	CR0.33:
on symbol translation with format-1 sibling	SSM-suppression-control bit 6-30, 10-91
descriptors 7-62	CR0.34:
compression dictionary	TOD-clock-sync-control bit 4-35, 4-39
size of with symbol translation 7-61	CR0.35:
compression facility	low-address-protection-control bit 3-12
publication referenced xix	CR0.36:
compression process	extraction-authority-control bit 5-24
flowchart of 7-67	CR0.37:
	secondary-space-control bit 3-29, 5-25
	- · ·

control-register assignment (continued)	control-register assignment (continued)
CR0.38:	CR4.48-63:
fetch-protection-override-control bit 3-11	primary ASN (PASN) 3-17
CR0.39:	CR5.33-57:
storage-protection-override-control bit 3-10 CR0.45:	primary-AST-entry origin (PASTEO) 5-29, 5-43 CR6.32-39:
AFP-register-control bit 9-2	I/O-interruption subclass mask 6-13
CR0.48:	CR7:
malfunction-alert subclass-mask bit 6-12 CR0.49:	secondary address-space-control element (SASCE) 3-30
emergency-signal subclass-mask bit 6-12	CR7.0-51:
CR0.50:	secondary real-space token origin
external-call subclass-mask bit 6-12	(SRSTKO) 3-30
CR0.52:	secondary region-table origin (SRTO) 3-30
clock-comparator subclass-mask bit 6-11	secondary segment-table origin (SSTO) 3-30
CR0.53:	CR7.54:
CPU-timer subclass-mask bit 6-11	secondary subspace-group-control bit 3-30
CR0.54:	CR7.55:
service-signal subclass-mask bit 6-13 CR0.57:	secondary private-space-control bit 3-30 CR7.56:
interrupt-key subclass-mask bit 6-12	secondary storage-alteration-event-control
CR0.59:	bit 3-30
ETR subclass-mask bit 6-12	CR7.58:
CR0.61:	secondary real-space-control bit 3-30
crypto-control bit 6-20	CR7.60-61:
CR1:	secondary designation-type-control bits 3-30
primary address-space-control element	CR7.62-63:
(PASCE) 3-29	secondary region-table length (SRTL) 3-30
CR1.0-51:	secondary segment-table length (SSTL) 3-30
primary real-space token origin (PRSKTO) 3-30 CR1.0-51:	CR8.32-47: extended authorization index (EAX) 5-43
primary region-table origin (PRTO) 3-29	CR8.48-63:
primary region-table origin (PSTO) 3-29	monitor-mask bits 6-23
CR1.54:	CR9.36:
primary subspace-group-control bit 3-29	PER store-using-real-address-event-mask
CR1.55:	bit 4-24
primary private-space-control bit 3-29	CR9.40:
CR1.56:	PER branch-address-control bit 4-24
primary storage-alteration-event-control bit 3-29	CR9.32:
CR1.57:	PER successful-branching-event-mask bit 4-24
primary space-switch-event-control bit 3-29, 6-29	CR9.33:
CR1.58:	PER instruction-fetching-event-mask bit 4-24
primary real-space-control bit 3-30	CR9.34:
CR1.60-61:	PER storage-alteration-event-mask bit 4-24
primary designation-type-control bits 3-30	CR9.42:
CR1.62-63:	PER storage-alteration-space-control bit 4-24
primary region-table length (PRTL) 3-30	CR10.0-63:
primary segment-table length (PSTL) 3-30	PER starting address 4-24
CR2.33-57:	CR11.0-63:
dispatchable-unit-control-table origin	PER ending address 4-24
(DUCTO) 5-43	CR12.0:
CR3.32-47:	branch-trace-control bit 4-13
PSW-key mask (PKM) 5-24	CR12.1-61:
CR3.48-63:	trace-entry address 4-13 CR12.1:
secondary ASN (SASN) 3-17	
CR4.32-47: authorization index (AX) 3-23, 5-25	mode-trace-control bit 4-13
44110112411011 11146X (AX) 0-23, 3-23	

control-register assignment (continued)	conversion (continued)
CR12.62:	hexadecimal-floating-point-number
ASN-trace-control bit 4-13	basic example A-6
CR12.63:	examples with instructions A-42
explicit-trace-control bit 4-13	of floating-point format 19-7
CR13:	of hexadecimal and decimal fractions H-1
home address-space-control element	CONVERT BFP TO HFP floating-point instructions 9-8
(HASCE) 3-31	CONVERT FROM FIXED BFP instructions 19-26
CR13.0-51:	CONVERT FROM FIXED HFP instructions 18-11
home real-space token origin (HRSTKO) 3-31	CONVERT HFP TO BFP floating-point instructions 9-9
home region-table origin (HRTO) 3-31	CONVERT TO BINARY instruction 7-70
home segment-table origin (HSTO) 3-31	example A-18
CR13.55:	CONVERT TO DECIMAL instruction 7-70
home private-space-control bit 3-31	example A-18
CR13.56:	CONVERT TO FIXED BFP instructions 19-26
home storage-alteration-event-control bit 3-31	CONVERT TO FIXED HFP instructions 18-11
CR13.57:	CONVERT UNICODE TO UTF-8 instruction 7-71
home space-switch-event-control bit 3-31, 6-29	CONVERT UTF-8 TO UNICODE instruction 7-74
CR13.58:	Coordinated Universal Time (UTC) used in TOD
home real-space-control bit 3-31	epoch 4-37
CR13.60-61:	COPY ACCESS instruction 7-77
home designation-type-control bits 3-31	count field
CR13.62-63:	in CCW 15-27
home region-table length (HRTL) 3-31	invalid 16-24
home segment-table length (HSTL) 3-31	in SCSW 16-29
CR14.35:	counter updating (example) A-45
channel-report-pending subclass-mask bit 11-24	counting operations 7-24
CR14.36:	coupling facility 1-12
degradation subclass-mask bit 11-25	CP (COMPARE DECIMAL) instruction 8-6
recovery subclass-mask bit 11-25	example A-34
CR14.38:	CPU (central processing unit) 2-2
external-damage subclass-mask bit 11-25	address 4-49
CR14.39:	assigned storage locations for 3-51
warning subclass-mask bit 11-25	when stored during external interruptions 6-10
CR14.42:	checkpoint 11-2
TOD-clock-control-override control 4-35	effect of power-on reset on 4-47
CR14.44:	hangup due to string of interruptions 4-3
ASN-translation-control bit 3-18, 5-25	identification (ID) 10-94
CR14.45-63:	machine-type number 10-94
ASN-first-table origin (AFTO) 3-19	model number 10-94
CR15.0-60:	registers 2-3
linkage-stack-entry address 5-67	save areas for 3-56
control unit 2-7, 13-4	reset 4-45
effect of I/O-system reset on 17-11	signal-processor order 4-50
sharing of 13-4	retry 11-2
type of 15-12	serialization 5-90
control-unit-defer time (I/O) 17-5, 17-7	signaling 4-49
control-unit-queuing measurement (I/O) 17-7	state 4-1
control-unit-queuing-time interval (in measurement	check-stop 4-3
block) 17-5	load 4-2
conversion	no effect on TOD clock 4-35
between HFP and BFP data 9-8	operating 4-2
binary-to-decimal 7-70	stopped 4-2
example A-18	version code 10-94
decimal-to-binary 7-70	CPU timer 4-40
example A-18	external interruption 6-11

channel-subsystem 11-18 code (external) 11-23 validity bit for 11-21 external 11-17 subclass-mask bit for 11-25 instruction-processing 11-16 processing 11-19 service-processor 11-18
validity bit for 11-21 external 11-17 subclass-mask bit for 11-25 instruction-processing 11-16 processing 11-19 service-processor 11-18
external 11-17 subclass-mask bit for 11-25 instruction-processing 11-16 processing 11-19 service-processor 11-18
subclass-mask bit for 11-25 instruction-processing 11-16 processing 11-19 service-processor 11-18
instruction-processing 11-16 processing 11-19 service-processor 11-18
processing 11-19 service-processor 11-18
service-processor 11-18
ovotom 1116
system 11-16
timing-facility 11-16
DAT
See dynamic address translation
DAT mode (bit in PSW) 4-5
use in address translation 3-28
DAT-table format error 6-34
data
blocking of (I/O) 15-21
format for
binary-floating-point instructions 19-4
decimal instructions 8-1
general instructions 7-2
hexadecimal-floating-point instructions 18-3
indirect addressing of (I/O) 13-7, 15-35
prefetching of for I/O operation 15-29
data address (I/O) 15-28 invalid 16-25
invalid specification of 16-25 data chaining of CCWs 15-32
flag in CCW for 15-27
overview of 13-8
data check
measurement-block 16-33
data exception 6-20
AFP-register 6-20
BFP-instruction 6-20
decimal-operand 6-20, 8-4
IEEE-exception-condition 6-20, 19-10
priority of program interruptions for 6-14
data-exception code
See DXC
data-exception code (DXC) 6-14
data streaming (I/O) 13-3
effect of CCW count on 15-33
DCTI (device-connect-time interval)
in ESW 16-39
in measurement block 17-4
DD (DIVIDE) HFP instruction 18-12
DDB (DIVIDE) BFP instruction 19-29
DDBR (DIVIDE) BFP instruction 19-29
DDR (DIVIDE) HFP instruction 18-12
DE (DIVIDE) HFP instruction 18-12
DEB (DIVIDE) BFP instruction 19-29
DEBR (DIVIDE) BFP instruction 19-29
decimal
arithmetic 8-2

decimal (continued)	designation (origin and length)
comparison 8-6	access-list 5-45
digit codes 8-2	designation-type-control bits
divide exception 6-21	home 3-31
instructions 8-1	primary 3-30
examples A-34	secondary 3-30
number representation 8-1	destructive overlap 5-88, 7-94, 7-100, 7-103
examples A-4	in the access-register mode 5-80
operand overlap 8-3	device 2-7, 13-4
overflow	console 12-1
exception 6-21	effect of I/O-system reset on 17-11
mask in PSW 4-6	device-active bit 16-15
sign codes 8-2	device-active-only measurement (I/O) 17-7
decimal-operand data exception 6-20, 8-4	device-active-only-time interval (in measurement
decimal-to-binary conversion 7-70	block) 17-5
example A-18	device address 13-5
dedicated allegiance 15-11	device-connect-time measurement 17-8
default QNaN 19-6	effect of suspension on 15-39
deferred condition code 16-8	enable 15-3
degradation (machine-check condition) 11-17	device-disconnect-time interval (in measurement
subclass-mask bit for 11-25	block) 17-4
degradation, storage (machine-check condition) 11-20	device identifier 13-5
delay in storing 5-84	device number 13-5
delayed access exception (machine-check	assignment of 13-6
condition) 11-18	in PMCW 15-4
deletion of malfunctioning unit 11-4	device-number valid (bit in PMCW) 15-4
denormalized numbers 19-8	device status 16-23
DER (DIVIDE) HFP instruction 18-12	field-validity flag for (in subchannel logout) 16-28,
examples A-40	16-34
designation authority-table 3-19	with inappropriate bit combination 16-35 device status check 16-35
entry-table 5-19	DIAGNOSE instruction 10-20
home real-space 3-31	dictionary
home region-table 3-31	adaptive 7-66
	•
home segment-table 3-31 linkage-table 5-29	DIDBR (DIVIDE TO INTEGER) BFP instruction 19-29 DIEBR (DIVIDE TO INTEGER) BFP instruction 19-29
of storage area for data (I/O) 15-28	digit codes (decimal) 8-2
page-table 3-33	digit selector (in EDIT) 8-7
primary real-space 3-29	direct-access storage 3-1
	disabling for interruptions 6-6
primary region-table 3-29 primary segment-table 3-29	disability for interruptions 6-6
real-space 3-29	dispatchable unit (DU) 5-37
in AST entry 3-20	access-list designation (DUALD) 5-45
used for access-register translation 5-48	control table (DUCT) 5-45
used for subspace groups 5-58	origin (DUCTO) 5-43
region-table 3-29	when subspace-group facility installed 5-55
in AST entry 3-20	when trap facility installed 10-116
used for access-register translation 5-48	displacement (in relative addressing) 5-8
used for subspace groups 5-58	display (manual controls) 12-2
secondary real-space 3-30	DIVIDE BFP instructions 19-29
secondary region-table 3-30	DIVIDE BY Institutions 19-29 DIVIDE binary instructions 7-77
secondary region-table 3-30	example A-19
segment-table 3-29	DIVIDE DECIMAL instruction 8-6
in AST entry 3-20	example A-34
used for access-register translation 5-48	divide exception
used for subspace groups 5-58	decimal 6-21
acca for capopace groups to do	30011141 0 21

divide exception (continuea)	ECC (error checking and correction) 11-2
fixed-point 6-22	ECW (extended-control word) 16-40
HFP 6-22	indication in SCSW 16-11
DIVIDE HFP instructions 18-12	ED (EDIT) instruction 8-7
examples A-40	examples A-35
DIVIDE LOGICAL instructions 7-78	EDIT AND MARK instruction 8-9
DIVIDE SINGLE binary instructions 7-78	example A-36
DIVIDE TO INTEGER BFP instructions 19-29	EDIT instruction 8-7
remainder result of 19-9	examples A-35
divisible instruction execution 5-78	editing instructions 8-3
DL (DIVIDE LOGICAL) instruction 7-78	See also ED instruction, EDMK instruction
DLG (DIVIDE LOGICAL) binary instruction 7-78	EDMK (EDIT AND MARK) instruction 8-9
DLGR (DIVIDE LOGICAL) binary instruction 7-78	example A-36
DLR (DIVIDE LOGICAL) instruction 7-78	effective access-list designation 5-45
doubleword 3-3	effective address 3-5
doubleword-concurrent storage references 5-87	controlled by addressing mode 5-7
DP (DIVIDE DECIMAL) instruction 8-6	generation 5-7
example A-34	used for storage interlocks 5-79
DR (DIVIDE) binary instruction 7-77	effective address-space-control element 3-34
DSG (DIVIDE SINGLE) binary instruction 7-78	EFPC (EXTRACT FPC) instruction 19-33
DSGF (DIVIDE SINGLE) binary instruction 7-78	EKM (entry key mask) 5-31
DSGFR (DIVIDE SINGLE) binary instruction 7-78	emergency signal (external interruption) 6-11
DSGR (DIVIDE SINGLE) binary instruction 7-78	signal-processor order 4-50
DU (dispatchable unit) 5-37	EMIF (ESCON-multiple-image facility) 1-12
DUALD (dispatchable-unit access-list	enabled (bit for TRAP) 10-117
designation) 5-45	enabled (bit in PMCW) 15-2
DUCT (dispatchable-unit control table) 5-45, 5-55	enabling for interruptions 6-6
DUCTO (dispatchable-unit-control-table origin) 5-43	subchannel 16-5
dump (standalone) 12-5	enabling of subchannel 15-2, 16-5
DXBR (DIVIDE) BFP instruction 19-29	endian 7-92
DXC (data-exception code) 6-14, 19-14	ending of instruction execution 5-19
summary figure 19-14	Enterprise Systems Connection Architecture (ESCON
summary figure for IEEE 19-14	I/O interface
DXR (DIVIDE) HFP instruction 18-12	publication referenced xix
dynamic address translation (DAT) 3-26	entry
by LOAD REAL ADDRESS instruction 10-41	extended authorization index 5-65
by STORE REAL ADDRESS instruction 10-96	key 5-65
control of 3-28	entry (for tracing) 4-13
explicit and implicit 3-34	entry descriptor 5-67
mode bit in PSW 4-5	entry index (EX) 5-29
use in address translation 3-28	entry key mask (EKM) 5-31
sequence of table fetches 5-83	entry table (ET)
dynamic-reconnection feature 13-2	designation 5-29
	length (ETL) 5-30
_	origin (ETO) 5-30
E	entry table entry 5-30
E (exa) xviii	entry-table entry (ETE) 5-64
E instruction format 5-5	entry-type code 5-68
EAR (EXTRACT ACCESS) instruction 7-81	EPAR (EXTRACT PRIMARY ASN) instruction 10-20
early exception recognition 6-9	epoch (for TOD clock) 4-37
EAX	EPSW (EXTRACT PSW) instruction 7-81
See extended authorization index	equipment check
EBCDIC (Extended Binary-Coded-Decimal Interchange	in signal-processor status 4-55
Code)	ERC (error-recovery code) 17-21
architecture designed for xix	EREG (EXTRACT STACKED REGISTERS)
	instruction 10-21

EREGG (EXTRACT STACKED REGISTERS) instruc-	EX (EXECUTE)
tion 10-21	See EXECUTE instruction
error	exception access identification 3-52
checking and correction 11-2	exceptions 6-14
from DIAGNOSE instruction 10-20	access (collective program-interruption name) 6-34
I/O-error alert 16-35	6-41
indirect storage 11-20	addressing 6-15
intermittent 11-5	AFX-translation 6-18
PSW-format 6-9	ALE-sequence 6-18
secondary (I/O) 16-35	ALEN-translation 6-18
solid 11-5	ALET-specification 6-18
state of TOD clock 4-36	ASCE-type 6-18
storage 11-19	ASN-translation (collective program-interruption
storage-key 11-20	name) 6-44
error-recovery code (ERC) 17-21	associated with
ERW (extended-report word) 16-32, 16-36	ART 5-53
as result of channel-control check 16-27	stacking process 5-74
as result of channel-data check 16-27	unstacking process 5-77
ESA/370 architecture 1-12	ASTE-sequence 6-19
ESA/390	ASTE-validity 6-19
compatibility with z/Architecture 1-15	ASX-translation 6-20
ESA/390 architecture	crypto-operation 6-20
architectural-mode controls 12-2	data 6-20
ESAR (EXTRACT SECONDARY ASN)	decimal-divide 6-21
instruction 10-21	decimal-overflow 6-21
ESCON (Enterprise Systems Connection	delayed access (machine-check condition) 11-18
Architecture) 13-2	during translation 3-42
ESCON (Enterprise Systems Connection Architecture)	EX-translation 6-21
I/O interface	execute 6-21
publication referenced xix	extended-authority 6-21
ESCON channel-to-channel adapter	fixed-point-divide 6-22
publication referenced xix	fixed-point-overflow 6-22
ESCON-multiple-image facility (EMIF) 1-12	HFP-divide 6-22
ESEA (EXTRACT AND SET EXTENDED AUTHORITY)	HFP-exponent-overflow 6-22
instruction 10-20	HFP-exponent-underflow 6-22
ESTA (EXTRACT STACKED STATE)	HFP-significance 6-23
instruction 10-23	HFP-square-root 6-23
ESW (extended-status word) 16-32	IEEE 19-10
ESW format bit (in SCSW) 16-8	LX-translation 6-23
ET 10-6	operand (of I/O instruction) 6-24
	operation 6-24
See entry table ETE	page-translation 6-25
See entry-table entry	PC-translation-specification 6-25
ETL (entry-table length) 5-30	primary-authority 6-26
ETO (entry-table origin) 5-30	privileged-operation 6-26
ETR	protection 6-26
external interruption 6-12	PSW-related 6-9
ETR (external time reference) 2-6	recognition of
ETR (external time reference) facility 1-11	early and late 6-9
ETR sync check (machine-check condition) 11-23	region-first-translation 6-27
event 6-14	region-second-translation 6-28
monitor 7-92	region-third-translation 6-28
PER 4-24	region translation 6-27
space-switch 6-29	secondary-authority 6-28
EX (entry index) 5-29	segment-translation 6-29
translation exception 6-21	special-operation 6-30

exceptions (continued)	extended status (continued)
specification 6-31	format-1 16-38
stack-empty 6-32	format-2 16-38
stack-full 6-33	format-3 16-39
stack-operation 6-33	secondary-CCW address 16-38
stack-specification 6-33	extended-status word 16-32
stack-type 6-33	extended-status-word-format bit 16-8
subspace-replacement (collective program-	external call
interruption name) 6-45	external interruption 6-12
trace (collective program-interruption name) 6-45	pending (signal-processor status) 4-55
trace-table 6-33	signal-processor order 4-50
translation-specification 6-34	external damage 11-17
EXCLUSIVE OR instructions 7-79	subclass-mask bit for 11-25
examples A-19	external-damage code 11-23
execute exception 6-21	assigned storage locations for 3-54
EXECUTE instruction 7-80	validity bit for 11-21
effect of address comparison on 12-1	external interruption 6-10
example A-21	clock-comparator 4-39, 6-11
exceptions while fetching target of 6-8	CPU-timer 4-40, 6-11
PER event for target of 4-31	direct conditions 6-10
exigent machine-check conditions 11-11	emergency-signal 6-11
expanded storage 2-2	ETR 6-12
block number 2-2	external-call 6-12
expansion dictionary	interrupt-key 6-12
location of during compression 7-62	malfunction-alert 6-12
expansion process	mask in PSW 4-5
flowchart of 7-69	parameter 6-10
expansion-operation bit 7-59	assigned storage locations for 3-51
explicit address translation 3-34	pending conditions 6-10
explicit-trace-control bit 4-13	priority of conditions 6-11
exponent 18-1	service-signal 6-13
See also characteristic, floating point	external time reference (ETR) 2-6
See also floating point	external-time-reference (ETR) facility 1-11
overflow	externally initiated functions 4-41
HFP 18-1	I/O 17-14
underflow	EXTRACT ACCESS instruction 7-81
HFP 18-1	EXTRACT AND SET EXTENDED AUTHORITY instruc-
mask in PSW 4-6	tion 10-20
exponent bias 19-4	EXTRACT FPC instruction 19-33
extended addressing mode	EXTRACT PRIMARY ASN instruction 10-20
bit in entry-table entry 5-31	EXTRACT PSW instruction 7-81
extended-authority exception 6-21	EXTRACT SECONDARY ASN instruction 10-21
as an access exception 6-34	EXTRACT STACKED REGISTERS instruction 10-21
extended authorization 5-52	EXTRACT STACKED STATE instruction 10-23
extended authorization index (EAX) 5-43	extraction-authority-control bit 5-24
control bit 5-65	CARGOROTI AUTHORITY CONTROL DIC 5 24
in entry-table entry 5-65	
in linkage-stack state entry 5-71	F
extended binary-floating-point number 19-4	failing-storage address 11-23
extended control (bit in SCSW) 16-11	assigned storage locations for 3-54
extended-control word 16-40	in ESW 16-32, 16-37
extended hexadecimal-floating-point number 18-3	as result of channel-control check 16-27
- · · · · · · · · · · · · · · · · · · ·	as result of channel-data check 16-27
extended-sorting facility 1-11 extended status	validity bit for 11-21
	validity flag for (in ERW) 16-37
flags in subchannel logout for 16-32	- aary may 15. (iii = 1.111) 10 07
format-0 16-32	

talling-storage-address format	floating point (continuea)
indicator for (in ERW) 16-37	hexadecimal (HFP) 9-1
fetch-only bit 5-46	hexadecimal data format 18-3
fetch protection 3-9	instructions 9-1
bit in storage key 3-8	numbers 19-4
override-control bit 3-11	registers 2-3, 9-2
fetch reference 5-84	clearing of 9-11
access exceptions for 6-37	save areas for 3-55
fetching	validity bit for 11-21
handling of invalid CBC in storage keys during 11-8	shifting
of ART-table and DAT-table entries 5-83	See normalization
of instructions 5-81	floating-point-control (FPC) register 19-2
of PSWs during interruptions 5-89	validity bit for 11-22
of storage operands 5-84	floating-point control register
FICON I/O interface	save areas for 3-56
publication referenced xix	format
FIDBR (LOAD FP INTEGER) BFP instruction 19-35	address 3-2
FIDR (LOAD FP INTEGER) HFP instruction 18-15	binary-floating-point data 19-4
FIEBR (LOAD FP INTEGER) BFP instruction 19-35	decimal data 8-1
field 3-2	error
field separator (in EDIT) 8-7	in DAT-table entry 6-34
field-validity flags (in subchannel logout) 16-34	in PSW 6-9
relation to channel-control check of 16-28	general data 7-2
FIER (LOAD FP INTEGER) HFP instruction 18-15	hexadecimal-floating-point data 18-3
FIFO (first in first out) queuing	information 3-2
example for lock and unlock A-47	instruction 5-3
fill byte (in EDIT) 8-7	PSW 4-5
FIXBR (LOAD FP INTEGER) BFP instruction 19-35	format-0 and format-1 CCWs 15-26
fixed-length field 3-2	format-2-IDAW control 15-24
fixed logout	format control 15-23
assigned storage locations for 3-55	format-1-sibling-descriptor bit 7-61
machine-check 11-25	forward-section-header address 5-69
fixed point	forward-section validity bit 5-69
See also binary	FPC (floating-point-control) register 19-2
divide exception 6-22	fraction 18-1
overflow exception 6-22	conversion of between hexadecimal and
mask in PSW 4-6	decimal H-1
FIXR (LOAD FP INTEGER) HFP instruction 18-15	frame-multiplex mode (channel-path operation) 13-3
flags	free-pool manipulation
for BFP arithmetic exceptions 19-3	programming example A-48
for floating point arithmetic exceptions 19-3	freeze 7-66
for IEEE exception conditions 19-3	fullword
floating interruption conditions 6-7, 11-23	See word
clearing of 4-46	function control (I/O) 16-12
floating point	function-pending time 17-2
See also exponent	in measurement block 17-4
binary (BFP) 9-1	in measurement block 17-4
binary data format 19-4	
conversion	G
between formats 19-7	G (giga) xviii
conversion from binary integer 18-11, 19-26	general instructions 7-2
· · · · · · · · · · · · · · · · · · ·	examples A-7
conversion to binary integer 18-11, 19-26	general register
data	save areas 3-55
lengthening format of 18-15, 19-37	general registers 2-3
shortening format of 18-17, 19-38	validity bit for 11-21
data class 19-5	validity bit 101 11-21

glue module 5-18 GMT (Greenwich Mean Time) obsolete term for	high-speed data transfer (I/O) 13-3 home address space 3-16, 5-34
UTC 4-37	facilities 5-34
Greenwich Mean Time (GMT) obsolete term for Coordinated Universal Time 4-37 guard digit 18-4	home designation-type-control bits 3-31 home private-space-control bit 3-31 home real-space-control bit 3-31
	home real-space token origin (HRSTKO) 3-31
Н	home region table
	designation (HRTD) 3-31
halfword 3-3	length (HRTL) 3-31
halfword-concurrent storage references 5-87 halt function 15-14	origin (HRTO) 3-31
bit in SCSW for 16-12	home segment table designation (HSTD) 3-31
completion of 15-15	length (HSTL) 3-31
initiated by HALT SUBCHANNEL 14-5	origin (HSTO) 3-31
path management for 15-14	home-space mode 3-28
pending 16-15	home space-switch-event-control bit 3-31
signaling for 15-15	home storage-alteration-event-control bit 3-31
halt signal 17-9	home virtual address 3-5
issued as part of halt function 15-15	effective address-space-control element for 3-34
HALT SUBCHANNEL instruction 14-5 effect on SCSW count field 15-17	HRSD (home real-space designation) 3-31
function initiated by 15-14	HRTD (home region-table designation) 3-31
use of after RESET CHANNEL PATH 14-9	HRTL (home region-table length) 3-31
HALVE HFP instructions 18-13	HRTO (home region-table origin) 3-31 HSCH (HALT SUBCHANNEL) instruction 14-5
example A-41	HSTD (home segment-table designation) 3-31
HASCE (home address-space-control element) 3-31	HSTL (home segment-table length) 3-31
HDR (HALVE) HFP instruction 18-13	HSTO (home segment-table origin) 3-31
example A-41	
header entry 5-69	1
HER (HALVE) HFP instruction 18-13	I field of instruction 5.0
hex See hexadecimal	I field of instruction 5-6
hexadecimal (hex) representation 5-6	I/O (input/output) 2-6 basic functions of 15-1
hexadecimal floating point	blocking of data for 15-21
conversion	effect on CPU timer 4-40
examples with instructions A-42	support functions of 17-1
instructions	I/O addressing 13-5
examples A-39	I/O commands
hexadecimal floating point (HFP) 9-1	publication referenced xix
conversion	I/O-error alert (in subchannel logout) 16-35
basic example A-6	I/O instructions 14-1, 14-2
hexadecimal-floating-point number	deferred condition code for 16-8
examples A-5 HFP (hexadecimal floating point) 9-1	operand access by 14-1 role of in I/O operations 13-6
HFP data 18-3	I/O interface
conversion of 9-8	ESCON publication referenced xix
HFP exponent	OEMI publication referenced xix
overflow	I/O interruption 6-13, 16-1
exception 6-22	action for 16-5
underflow	masking of 13-9
exception 6-22	priority of 16-4
HFP significance	I/O-interruption code 6-13
exception 6-23	I/O-interruption condition 13-9, 16-2
HFP square root exception 6-23	alert 16-4 intermediate 16-4
EXCEDIUI 0-23	internetiale 10-4

I/O-interruption condition (continued)	IFCC (interface-control check) 16-28
primary 13-8, 16-4	IIHH (INSERT IMMEDIATE) instruction 7-82
secondary 13-8, 16-4	IIHL (INSERT IMMEDIATE) instruction 7-82
solicited 16-3	IILH (INSERT IMMEDIATE) instruction 7-83
unsolicited 16-3	IILL (INSERT IMMEDIATE) instruction 7-83
I/O-interruption-identification word	ILC (instruction-length code) 6-7
assigned storage locations for 3-54	assigned storage locations for 3-51
I/O-interruption parameter	for program interruptions 6-14
assigned storage locations for 3-54	for supervisor-call interruption 6-46
in ORB 15-21	IML (initial machine loading) controls 12-3
in PMCW 15-2	immediate operand 5-6
used for IPL 17-15	immediate operation
I/O-interruption request	SLI flag in CCW for 15-30
clearing of 13-9	immediate operation (I/O) 15-42
from subchannels 16-5	implicit address translation 3-34
I/O-interruption subclass 13-9	incorrect length (subchannel status) 16-23
I/O-interruption subclass mask 6-13, 16-5	for immediate operations 15-30
relation to priority 16-4	incorrect-length-indication mode 15-24
I/O mask in PSW 4-5	incorrect-length-indication-suppression facility 17-18
I/O operations 13-6	effect on immediate operation 15-30
immediate 15-42	incorrect-length-suppression mode 15-24
initiated indication for 16-11	incorrect state (signal-processor status) 4-55
performance of 15-20	index
I/O-system reset 17-11	for address generation 5-8
as part of subsystem reset 4-46	instructions for branching on 7-25
I/O-interruption code 14-18	into access list 5-44
I/O-interruption-identification word in 14-18	into ASN first and second tables 3-18
stored by TPI 14-18	into authority table 5-25
I/O-interruption parameter	into entry and linkage tables 5-29
in I/O-interruption code 14-18	register for 2-3
I/O-interruption-identification word 14-18	indicator
IAC (INSERT ADDRESS SPACE CONTROL) instruc-	check-stop 12-3
tion 10-26	load 12-3
IC (INSERT CHARACTER) instruction 7-81	manual 12-3
IC (instruction counter)	mode 12-2
See instruction address	test 12-5
ICM (INSERT CHARACTERS UNDER MASK) instruc-	wait 12-6
tion 7-82	indirect storage error 11-20
examples A-21	infinities 19-6
ICMH (INSERT CHARACTERS UNDER MASK) instruc-	information format 3-2
tion 7-82	initial CPU reset 4-46
ID	signal-processor order 4-50
See CPU identification, sense ID	initial-machine-loading (IML) controls 12-3
IDA (indirect-data address) 15-35	initial program loading
flag in CCW 15-27	See IPL
IDAW (indirect-data-address word) 15-35	initial-status-interruption control 15-23, 16-11
check (in subchannel logout) 16-33	relation to Z bit 16-11
invalid address of 16-24	used for IPL 17-15
invalid address specification in 16-24	inoperative (signal-processor status) 4-56
invalid address specification of 16-25	INSERT ADDRESS SPACE CONTROL
idle state for subchannel 16-13	instruction 10-26
IEEE-exception-condition data exception 6-20, 19-10	INSERT CHARACTER instruction 7-81
IEEE exception conditions 19-15	INSERT CHARACTERS UNDER MASK
summary figure 19-15	instruction 7-82
IEEE standard 1-10	examples A-21
ILLE Garidala I IV	champios 7.21

INSERT IMMEDIATE instructions 7-82	instructions (continued)
INSERT PROGRAM MASK instruction 7-83	unprivileged 4-6, 7-2
INSERT PSW KEY instruction 10-27	integer
INSERT STORAGE KEY EXTENDED	binary 7-2
instruction 10-27	address as 5-8
INSERT VIRTUAL STORAGE KEY instruction 10-28	conversion from floating point 18-11, 19-26
installation 2-1	conversion to floating point 18-11, 19-26
instruction address	examples A-2
as a type of address 3-5	decimal 8-2
handling by DAT 3-28	integer quotient 19-29
in entry-table entry 5-30	integral boundary 3-3
in PSW 4-7	interface
validity bit for 11-21	ESCON I/O
instruction-length code	publication referenced xix
See ILC	parallel-I/O
instruction-processing damage 11-16	OEMI publication referenced xix
resulting in processing backup 11-18	serial-I/O
resulting in processing damage 11-19	publication referenced xix
instructions	interface-control check (subchannel status) 16-28
See also instruction lists and page numbers in	interlocked-update storage reference 5-85
Appendix B	interlocks for virtual storage references 5-79
backing up of 11-18	intermediate interruption condition (I/O) 16-4
classes of 2-2	intermediate-status bit (I/O) 16-17
control 10-1	intermittent errors 11-5
damage to 11-16, 11-19	interpretive execution
decimal 8-1	publication referenced xx
examples A-34	interpretive-execution facility 1-13
divisible execution of 5-78	interrupt key 12-3
ending of 5-19	external interruption 6-12
examples of use A-6	interruptible instructions 5-20
execution of 5-10	COMPARE AND FORM CODEWORD 7-34
fetching of 5-81	COMPARE LOGICAL LONG 7-45
access exception for 6-37	COMPARE UNTIL SUBSTRING EQUAL 7-57
PER event for 4-31	MOVE LONG 7-96
PER-event mask for 4-24	PER event affecting the ending of 4-28
floating-point 9-1	stopping of 4-2
format of 5-3	TEST BLOCK 10-111
general 7-2	UPDATE TREE 7-161
examples A-7	interruption 6-1
hexadecimal-floating-point	See also masks
examples A-39	action 6-2
I/O	I/O 16-5
See I/O instructions	machine-check 11-12
interruptible	classes of 6-5
See interruptible instructions	effect on instruction sequence 5-19
length of 5-5	external
list of B-1	See external interruption
modification by EXECUTE instruction 7-80	machine-check
prefetching of 5-81	See machine-check interruption
privileged 4-6	masking of 6-6
for control 10-1	pending 6-6
semiprivileged 4-6, 10-1	external 6-10
sequence of execution of 5-2	machine-check 11-13
stepping of (rate control) 12-4	relation to CPU state 4-2
effect on CPU state 4-2	priority of
effect on CPU timer 4-40	See priority

interruption (continued)	IPK (INSERT PSW KEY) instruction 10-27
program	IPL (initial program loading) 4-47, 17-14
See program interruption	effect on CPU state 4-2
restart 6-45	IPM (INSERT PROGRAM MASK) instruction 7-83
string	IPTE (INVALIDATE PAGE TABLE ENTRY)
See string of interruptions	instruction 10-29
supervisor-call 6-46	IRB (interruption-response block) 16-6
interruption code 6-5	storage requirements for 16-11
external 6-10	ISC (I/O-interruption-subclass code) 15-2
machine-check (MCIC) 3-54, 11-15	ISC (I/O-interruption-subclass code)
program 6-14	enhanced 14-18
summary of 6-2	ISKE (INSERT STORAGE KEY EXTENDED)
supervisor-call 6-46	instruction 10-27
interruption conditions 6-1	isolated state 16-36
clearing of 4-45	
	IVSK (INSERT VIRTUAL STORAGE KEY)
floating 6-7, 11-23	instruction 10-28
interruption parameter	
external (assigned storage locations) 3-51	K
invalid	
access-list entry 5-46	K (kilo) xviii
address 6-15	KDB (COMPARE AND SIGNAL) BFP instruction 19-24
bit in ASN-first-table entry 3-19	KDBR (COMPARE AND SIGNAL) BFP
bit in ASN-second-table entry 3-19	instruction 19-24
bit in linkage-table entry 5-29	KEB (COMPARE AND SIGNAL) BFP instruction 19-24
bit in page-table entry 3-33	KEBR (COMPARE AND SIGNAL) BFP
bit in region-table entry 3-32	instruction 19-24
bit in segment-table entry 3-33	key
CBC 11-2	access
in registers 11-10	See access key
in storage 11-6	manual
in storage keys 11-7	See manual operation
operation code 6-24	PSW
order (signal-processor status) 4-56	See PSW key
parameter (signal-processor status) 4-55	storage
translation address 3-42	See storage key
	key check (in subchannel logout) 16-32
translation format	key-controlled protection 3-9
exception recognition 3-42	exception for 6-26
invalid address specification	key mask
in channel-program address 16-24	authorization 5-31
in IDAW 16-25	
of data in CCW 16-25	entry 5-31
of IDAW 16-24	PSW (PKM) 5-24
of TIC CCW 16-24	KXBR (COMPARE AND SIGNAL) BFP
invalid CCW field	instruction 19-24
command code 16-24	
count 16-24	I
data address 16-25	L (10AB) 1:
suspend flag 16-25	L (LOAD) binary instruction 7-83
invalid format	example A-22
of CCW 16-25	L fields of instruction 5-7
of ORB 16-26	LA (LOAD ADDRESS) instruction 7-84
invalid sequence of CCWs 16-26	examples A-22
INVALIDATE PAGE TABLE ENTRY instruction 10-29	LAE (LOAD ADDRESS EXTENDED) instruction 7-84
effect of when CPU is stopped 4-2	LAM (LOAD ACCESS MULTIPLE) instruction 7-84
	LARL (LOAD ADDRESS RELATIVE LONG)
inverse move	instruction 7-85
See MOVE INVERSE instruction, move-inverse	
facility	

LASP (LOAD ADDRESS SPACE PARAMETERS)	light
instruction 10-30	See indicator
ate exception recognition 6-10	limit mode (I/O) 15-2
LCDBR (LOAD COMPLEMENT) BFP instruction 19-34	link information
LCDR (LOAD COMPLEMENT) HFP instruction 18-14	for BRANCH AND LINK instruction 7-19
LCEBR (LOAD COMPLEMENT) BFP instruction 19-34	for BRANCH AND SAVE AND SET MODE instruc-
LCER (LOAD COMPLEMENT) HFP instruction 18-14	tion 7-21
LCGFR (LOAD COMPLEMENT) binary	for BRANCH AND SAVE instruction 7-20
instruction 7-86	linkage for subroutines 5-10
LCGR (LOAD COMPLEMENT) binary instruction 7-86	linkage index (LX) 5-29
LCR (LOAD COMPLEMENT) binary instruction 7-86	linkage stack 5-60, 5-67
LCTL (LOAD CONTROL) instruction 10-39	associated PER events 5-64
LCTLG (LOAD CONTROL) instruction 10-39	associated trace entries 5-64
LCXBR (LOAD COMPLEMENT) BFP instruction 19-34	branch state entry 10-10
LCXR (LOAD COMPLEMENT) HFP instruction 18-14	entry address 5-67
LD (LOAD) floating-point instruction 9-10	entry descriptor 5-67
LDE (LOAD LENGTHENED) HFP instruction 18-15	entry-type code 5-68
LDEB (LOAD LENGTHENED) BFP instruction 19-37	handling of information in 5-63
LDEBR (LOAD LENGTHENED) BFP instruction 19-37	header entry 5-69
LDER (LOAD LENGTHENED) HFP instruction 18-15	instructions 5-60
LDR (LOAD) floating-point instruction 9-10	introduction 5-65
LDXBR (LOAD ROUNDED) BFP instruction 19-38	next-entry size 5-68
LDXR (LOAD ROUNDED) HFP instruction 18-17	operations 5-65
LE (LOAD) floating-point instruction 9-10	control 5-67
LEDBR (LOAD ROUNDED) BFP instruction 19-38	program-call state entry 10-60
LEDR (LOAD ROUNDED) HFP instruction 18-17	remaining free space 5-68
left-to-right addressing 3-2	section 5-65
ength	identification 5-68
field 3-2	state entry 5-70
instruction 5-5	trailer entry 5-69
of BFP data	linkage-stack functions 5-60
decreasing 19-38	linkage table (LT) 5-29
increasing 19-37	designation (LTD) 5-29
of HFP data	length (LTL) 5-29
decreasing 18-17	origin (LTO) 5-29
increasing 18-15	little endian 7-92
register-operand 5-6	LLGC (LOAD LOGICAL CHARACTER)
second operand same as first 5-6	instruction 7-87
variable (storage operand) 5-7	LLGF (LOAD LOGICAL) instruction 7-87
LER (LOAD) floating-point instruction 9-10	LLGFR (LOAD LOGICAL) instruction 7-87
LEXBR (LOAD ROUNDED) BFP instruction 19-38	LLGH (LOAD LOGICAL HALFWORD) instruction 7-88
LEXR (LOAD ROUNDED) HFP instruction 18-17	LLGT (LOAD LOGICAL THIRTY ONE BITS)
LFPC (LOAD FPC) instruction 19-36	instruction 7-88
LG (LOAD) binary instruction 7-83	LLGTR (LOAD LOGICAL THIRTY ONE BITS) instruc-
LGF (LOAD) binary instruction 7-83	tion 7-88
LGFR (LOAD) binary instruction 7-83	LLIHH (LOAD LOGICAL IMMEDIATE) instruction 7-88
LGH (LOAD HALFWORD) instruction 7-87	LLIHL (LOAD LOGICAL IMMEDIATE) instruction 7-88
LGHI (LOAD HALFWORD IMMEDIATE)	LLILH (LOAD LOGICAL IMMEDIATE) instruction 7-88
instruction 7-87	LLILL (LOAD LOGICAL IMMEDIATE) instruction 7-88
LGR (LOAD) binary instruction 7-83	LM (LOAD MULTIPLE) instruction 7-89
LH (LOAD HALFWORD) instruction 7-87	LMD (LOAD MULTIPLE DISJOINT) instruction 7-89
examples A-23	LMG (LOAD MULTIPLE) instruction 7-89
LHI (LOAD HALFWORD IMMEDIATE) instruction 7-87	LMH (LOAD MULTIPLE HIGH) instruction 7-90
LIFO (last in first out) queuing	LNDBR (LOAD NEGATIVE) BFP instruction 19-37
example for lock and unlock A-46	LNDR (LOAD NEGATIVE) HFP instruction 18-16
chample for look and amount. A to	

LNEBR (LOAD NEGATIVE) BFP instruction 19-37	LOAD ROUNDED HFP instructions 18-17
LNER (LOAD NEGATIVE) HFP instruction 18-16	load state 4-1, 4-2
LNGFR (LOAD NEGATIVE) binary instruction 7-90	during IPL 4-48
LNGR (LOAD NEGATIVE) binary instruction 7-90	load-unit-address controls 12-3
LNR (LOAD NEGATIVE) binary instruction 7-90	LOAD USING REAL ADDRESS instruction 10-46
LNXBR (LOAD NEGATIVE) BFP instruction 19-37	LOAD ZERO floating-point instructions 9-11
LNXR (LOAD NEGATIVE) HFP instruction 18-16	loading, initial
LOAD ACCESS MULTIPLE instruction 7-84	See IML, IPL
LOAD ADDRESS EXTENDED instruction 7-84	location 3-2
LOAD ADDRESS instruction 7-84	See also address
examples A-22	not available in configuration 6-15
LOAD ADDRESS RELATIVE LONG instruction 7-85	lock A-46
LOAD ADDRESS SPACE PARAMETERS	example with FIFO queuing A-48
instruction 10-30	example with LIFO queuing A-47
LOAD AND TEST BFP instructions 19-34	lock used by PERFORM LOCKED OPERATION instruc-
LOAD AND TEST binary instruction 7-86	tion 7-126
LOAD AND TEST HFP instructions 18-14	logical
LOAD binary instructions 7-83	arithmetic (unsigned binary) 7-4
	· · · · · · · · · · · · · · · · · · ·
example A-22	comparison 7-5
load-clear key 12-3	connective
LOAD COMPLEMENT BFP instructions 19-34	AND 7-18, 7-19
LOAD COMPLEMENT binary instruction 7-86	EXCLUSIVE OR 7-79
LOAD COMPLEMENT HFP instructions 18-14	OR 7-111, 7-112
LOAD CONTROL instruction 10-38	data 7-2
LOAD floating-point instructions 9-10	logical address 3-5
LOAD FP INTEGER BFP instructions 19-35	handling by DAT 3-28
LOAD FP INTEGER HFP instructions 18-15	logical string assist 1-8
LOAD FPC instruction 19-36	logically partitioned (LPAR) mode 1-12, 1-14
LOAD HALFWORD IMMEDIATE instruction 7-87	logout
LOAD HALFWORD instruction 7-87	fixed
examples A-23	assigned storage locations for 3-55
load indicator 12-3	machine-check 11-25
LOAD LENGTHENED BFP instructions 19-37	subchannel (I/O) 16-32
LOAD LENGTHENED HFP instructions 18-15	long binary-floating-point number 19-4
LOAD LOGICAL CHARACTER instruction 7-87	long hexadecimal-floating-point number 18-3
LOAD LOGICAL HALFWORD instruction 7-88	long I/O block 16-23
LOAD LOGICAL IMMEDIATE instructions 7-88	loop control 5-10
LOAD LOGICAL instructions 7-87	loop of interruptions
LOAD LOGICAL THIRTY ONE BITS instructions 7-88	See string of interruptions
LOAD MULTIPLE DISJOINT instruction 7-89	low-address protection 3-12
LOAD MULTIPLE HIGH instruction 7-90	control bit 3-12
LOAD MULTIPLE instruction 7-89	exception for 6-26
LOAD NEGATIVE BFP instructions 19-37	LPAR (logically partitioned) mode 1-12, 1-14
LOAD NEGATIVE binary instruction 7-90	LPDBR (LOAD POSITIVE) BFP instruction 19-38
LOAD NEGATIVE HFP instructions 18-16	LPDR (LOAD POSITIVE) HFP instruction 18-16
load-normal key 12-3	LPEBR (LOAD POSITIVE) BFP instruction 19-38
LOAD PAIR FROM QUADWORD instruction 7-90	LPER (LOAD POSITIVE) HFP instruction 18-16
LOAD POSITIVE BFP instructions 19-38	LPGFR (LOAD POSITIVE) binary instruction 7-91
LOAD POSITIVE binary instruction 7-91	LPGR (LOAD POSITIVE) binary instruction 7-91
LOAD POSITIVE HFP instructions 18-16	LPM (logical-path mask) 15-4, 15-24
LOAD PSW EXTENDED instruction 10-40	effect on system performance of 15-10
LOAD PSW instruction 10-39	used for IPL 17-15
LOAD REAL ADDRESS instruction 10-41	LPQ (LOAD PAIR FROM QUADWORD)
LOAD REVERSED instructions 7-91	instruction 7-90
LOAD ROUNDED BFP instructions 19-38	LPR (LOAD POSITIVE) binary instruction 7-91

LPSW (LOAD PSW) instruction 10-39	machine check 11-1
LPSWE (LOAD PSW EXTENDED) instruction 10-40	See also malfunction
LPUM (last-path-used mask) 15-5	handling of malfunction detected as part of I/O 11-5
field-validity flag for (in subchannel logout) 16-34	interruption 6-13, 11-11
in ESW 16-34	action 11-12
LPXBR (LOAD POSITIVE) BFP instruction 19-38	code (MCIC) 3-54, 11-15
LPXR (LOAD POSITIVE) HFP instruction 18-16	floating conditions 11-24
LR (LOAD) binary instruction 7-83	machine check interruption 11-24
LRA (LOAD REAL ADDRESS) instruction 10-41	mask in PSW 4-6
LRAG (LOAD REAL ADDRESS) instruction 10-41	subclass masks in control register 11-24
LRDR (LOAD ROUNDED) HFP instruction 18-17	logout 11-25
LRER (LOAD ROUNDED) HFP instruction 18-17	mask
LRV (LOAD REVERSED) instruction 7-91	in PSW 4-6
LRVG (LOAD REVERSED) instruction 7-91	machine-check architectural-mode identification 3-53
LRVGR (LOAD REVERSED) instruction 7-91	machine-type number (in CPU ID) 10-94
LRVH (LOAD REVERSED) instruction 7-91	MADB (MULTIPLY AND ADD) BFP instruction 19-41
LRVR (LOAD REVERSED) instruction 7-91	MADBR (MULTIPLY AND ADD) BFP instruction 19-41
LT (linkage table) 5-29	MAEB (MULTIPLY AND ADD) BFP instruction 19-41
LTD (linkage-table designation) 5-29	MAEBR (MULTIPLY AND ADD) BFP instruction 19-41
LTDBR (LOAD AND TEST) BFP instruction 19-34	main storage 3-1
LTDR (LOAD AND TEST) HFP instruction 18-14	See also storage
LTEBR (LOAD AND TEST) BFP instruction 19-34	effect of power-on reset on 4-47
LTER (LOAD AND TEST) HFP instruction 18-14	shared (in multiprocessing) 4-49
LTGFR (LOAD AND TEST) binary instruction 7-86	malfunction 11-1
LTGR (LOAD AND TEST) binary instruction 7-86	at channel subsystem 16-27
LTL (linkage-table length) 5-29	at I/O device 16-28
LTO (linkage-table origin) 5-29	correction of 11-2
LTR (LOAD AND TEST) binary instruction 7-86	effect on manual operation 12-1
LTXBR (LOAD AND TEST) BFP instruction 19-34	from DIAGNOSE instruction 10-20
LTXR (LOAD AND TEST) HFP instruction 18-14	indication of 11-5
LURA (LOAD USING REAL ADDRESS)	machine-check handling for when detected as part of
instruction 10-46	I/O 11-5
LURAG (LOAD USING REAL ADDRESS)	malfunction alert (external interruption) 6-12
instruction 10-46	when entering check-stop state 11-11
LX (linkage index) 5-29	manual indicator 12-3
invalid bit 5-29	See also stopped state
translation exception 6-23	manual operation 12-1
LXD (LOAD LENGTHENED) HFP instruction 18-15	controls
LXDB (LOAD LENGTHENED) BFP instruction 19-37	address-compare 12-1
LXDBR (LOAD LENGTHENED) BFP instruction 19-37	alter-and-display 12-2
LXDR (LOAD LENGTHENED) HFP instruction 18-15	IML 12-3
LXE (LOAD LENGTHENED) HFP instruction 18-15	load-unit-address 12-3
LXEB (LOAD LENGTHENED) BFP instruction 19-37	power 12-4
LXEBR (LOAD LENGTHENED) BFP instruction 19-37	rate 12-4
LXER (LOAD LENGTHENED) HFP instruction 18-15	TOD-clock 12-5
LXR (LOAD) floating-point instruction 9-10	effect on CPU signaling 4-53
LZDR (LOAD ZERO) floating-point instruction 9-11	keys
LZER (LOAD ZERO) floating-point instruction 9-11	interrupt 12-3
LZXR (LOAD ZERO) floating-point instruction 9-11	load-clear 12-3
	load-normal 12-3
M	restart 12-4
	start 12-4
M (mega) xviii	stop 12-4
M (MULTIPLY) binary instruction 7-108	store-status 12-5
example A-27	system-reset-clear 12-5
	system-reset-normal 12-5

masks 6-6	MEEBR (MULTIPLY) BFP instruction 19-39
See also I/O interruption, interruption	MEER (MULTIPLY) HFP instruction 18-18
for BFP arithmetic exceptions 19-3	MER (MULTIPLY) HFP instruction 18-18
for IEEE exception conditions 19-3	message byte (in EDIT) 8-7
in BRANCH ON CONDITION instruction 7-23	MGHI (MULTIPLY HALFWORD IMMEDIATE) instruc-
in BRANCH RELATIVE ON CONDITION	tion 7-109
instruction 7-27	MH (MULTIPLY HALFWORD) instruction 7-108
in COMPARE LOGICAL CHARACTERS UNDER	example A-27
MASK instruction 7-44	·
	MHI (MULTIPLY HALFWORD IMMEDIATE)
in INSERT CHARACTERS UNDER MASK	instruction 7-109
instruction 7-82	ML (MULTIPLY LOGICAL) instruction 7-109
in PSW 4-5	MLG (MULTIPLY LOGICAL) instruction 7-109
in STORE CHARACTERS UNDER MASK	MLGR (MULTIPLY LOGICAL) instruction 7-109
instruction 7-139	MLR (MULTIPLY LOGICAL) instruction 7-109
in TEST UNDER MASK instruction 7-148	mode
monitor 6-23	access-register 3-28
path-management 15-2, 15-24	addressing
PER-event 4-24	See addressing mode
program-interruption 6-14	architectural
subclass	See architectural mode
See subclass-mask bits	burst (channel-path operation) 13-3
maximum negative number 7-3	byte-multiplex (channel-path operation) 13-3
MC (MONITOR CALL) instruction 7-92	frame-multiplex (channel-path operation) 13-3
MCIC (machine-check-interruption code) 3-54, 11-15	home-space 3-28
MD (MULTIPLY) HFP instruction 18-18	incorrect-length-indication 15-24
MDB (MULTIPLY) BFP instruction 19-39	incorrect-length-suppression 15-24
MDBR (MULTIPLY) BFP instruction 19-39	indicator
MDE (MULTIPLY) HFP instruction 18-18	architectural 12-2
MDEB (MULTIPLY) BFP instruction 19-39	primary-space 3-28
MDEBR (MULTIPLY) BFP instruction 19-39	real 3-28
MDER (MULTIPLY) HFP instruction 18-18	requirements for semiprivileged instructions 5-24
MDR (MULTIPLY) HFP instruction 18-18	rounding 19-7
example A-41	secondary-space 3-28
ME (MULTIPLY) HFP instruction 18-18	single-path 15-3, 15-20
measurement	translation 3-28
block (I/O)	mode-trace-control bit 4-13
origin 17-6	model number (in CPU ID) 10-94
device-connect-time 17-8	modifiable area (in linkage-stack state entry) 5-72
measurement-block update (I/O) 17-2	modification control 15-22
measurement block (I/O) 17-3	MODIFY STACKED STATE instruction 10-46
data check 16-33	MODIFY SUBCHANNEL instruction 14-7
index 15-6	MONITOR CALL instruction 7-92
key (MBK)	monitor-class number 6-23
used as access key 3-9	assigned storage locations for 3-52
multiple use of 15-10	monitor code 6-23
program check 16-33	assigned storage locations for 3-54
protection check 16-33	monitor event 6-23
update enable 15-3	monitor masks 6-23
measurement data (I/O)	monitoring
accumulated 17-3	channel-subsystem 17-1
effect of CSCH on 14-5	for PER events
effect of HSCH on 14-6	See PER
measurement-mode control (I/O) 15-3	with MONITOR CALL 6-23, 7-92
MEE (MULTIPLY) HFP instruction 18-18	MOVE instructions 7-93
MEEB (MULTIPLY) BFP instruction 19-39	examples A-21, A-23

move-inverse facility 7-93	MULTIPLY LOGICAL instructions 7-109
MOVE INVERSE instruction 7-93	MULTIPLY SINGLE instructions 7-110
example A-24	multiprocessing 4-49
MOVE LONG EXTENDED instruction 7-98	manual operations for 12-6
MOVE LONG instruction 7-94	programming considerations for 8-3, A-43
examples A-25	programming examples A-43
MOVE LONG UNICODE instruction 7-101	timing-facility interruptions for 4-39
MOVE NUMERICS instruction 7-105	TOD clock for 4-34
example A-25	multiprogramming examples A-43
MOVE PAGE instruction 10-48	MVC (MOVE) instruction 7-93
MOVE STRING instruction 7-105	examples A-21, A-23
example A-26	MVCDK (MOVE WITH DESTINATION KEY)
MOVE TO PRIMARY instruction 10-50	instruction 10-52
MOVE TO SECONDARY instruction 10-50	MVCIN (MOVE INVERSE) instruction 7-93
MOVE WITH DESTINATION KEY instruction 10-52	example A-24
MOVE WITH KEY instruction 10-53	MVCK (MOVE WITH KEY) instruction 10-53
MOVE WITH OFFSET instruction 7-107	MVCL (MOVE LONG) instruction 7-94
example A-26	examples A-25
MOVE WITH SOURCE KEY instruction 10-54	MVCLE (MOVE LONG EXTENDED) instruction 7-98
MOVE ZONES instruction 7-107	MVCLU (MOVE LONG UNICODE) instruction 7-101
example A-27	MVCP (MOVE TO PRIMARY) instruction 10-50
MP (MULTIPLY DECIMAL) instruction 8-11	MVCS (MOVE TO SECONDARY) instruction 10-50
example A-36	MVCSK (MOVE WITH SOURCE KEY)
MR (MULTIPLY) binary instruction 7-108	instruction 10-54
example A-27	MVI (MOVE) instruction 7-93
MS (MULTIPLY SINGLE) instruction 7-110	example A-24
MSCH (MODIFY SUBCHANNEL) instruction 14-7	MVN (MOVE NUMERICS) instruction 7-105
MSDB (MULTIPLY AND SUBTRACT) BFP	example A-25
instruction 19-41	MVO (MOVE WITH OFFSET) instruction 7-107
MSDBR (MULTIPLY AND SUBTRACT) BFP	example A-26
instruction 19-41	MVPG (MOVE PAGE) instruction 10-48
MSEB (MULTIPLY AND SUBTRACT) BFP	MVST (MOVE STRING) instruction 7-105
instruction 19-41	example A-26
MSEBR (MULTIPLY AND SUBTRACT) BFP	MVZ (MOVE ZONES) instruction 7-107
instruction 19-41	example A-27
	•
MSG (MULTIPLY SINGLE) instruction 7-110	MXBR (MULTIPLY) BFP instruction 19-39
MSGF (MULTIPLY SINGLE) instruction 7-110	MXD (MULTIPLY) HFP instruction 18-18
MSGFR (MULTIPLY SINGLE) instruction 7-110	MXDB (MULTIPLY) BFP instruction 19-39
MSGR (MULTIPLY SINGLE) instruction 7-110	MXDBR (MULTIPLY) BFP instruction 19-39
MSR (MULTIPLY SINGLE) instruction 7-110	MXDR (MULTIPLY) HFP instruction 18-18
MSTA (MODIFY STACKED STATE) instruction 10-46	MXR (MULTIPLY) HFP instruction 18-18
multipath mode 15-3	
entering 15-20	N
multiple-access storage references 5-86	
MULTIPLY AND ADD BFP instructions 19-41	N (AND) instruction 7-18
MULTIPLY AND SUBTRACT BFP instructions 19-41	N condition (I/O) 16-12
MULTIPLY BFP instructions 19-39	NaN (not-a-number) 19-6
MULTIPLY binary instructions 7-108	NC (AND) instruction 7-18
examples A-27	near-valid CBC 11-2
MULTIPLY DECIMAL instruction 8-11	in storage 11-5
example A-36	negative zero
MULTIPLY HALFWORD IMMEDIATE instruction 7-109	binary 7-3
MULTIPLY HALFWORD instruction 7-108	decimal 8-2
example A-27	example A-5
MULTIPLY HFP instructions 18-18	new PSW 4-3
example A-41	assigned storage locations for 3-54
•	

new PSW (continued)	0
fetched during interruption 6-2	_
next-entry size (in linkage stack) 5-68	O (OR) instruction 7-111
NG (AND) instruction 7-18	OC (OR) instruction 7-111
NGR (AND) instruction 7-18	OEMI (original equipment manufacturers information) for
NI (AND) instruction 7-18	I/O interface xix
example A-8	publication referenced xix
NIHH (AND IMMEDIATE) instruction 7-19	offset of symbol-translation table 7-59
NIHL (AND IMMEDIATE) instruction 7-19	OG (OR) instruction 7-111
NILH (AND IMMEDIATE) instruction 7-19	OGR (OR) instruction 7-111
NILL (AND IMMEDIATE) instruction 7-19	OI (OR) instruction 7-111
no-operation	example A-28
instruction (BRANCH ON CONDITION) 7-23	example of problem with A-43
instruction (BRANCH RELATIVE ON	OIHH (OR IMMEDIATE) instruction 7-112
CONDITION) 7-27	OIHL (OR IMMEDIATE) instruction 7-112
node (of tree structure) 7-160	OILH (OR IMMEDIATE) instruction 7-112
noninterlocked-update storage reference 5-85	OILL (OR IMMEDIATE) instruction 7-112
nonnumeric entities	old PSW 6-2
binary 19-6	assigned storage locations for 3-54
nonvolatile storage 3-2	one's complement binary notation 7-3
normalization	used for SUBTRACT LOGICAL instruction 7-146
of BFP numbers 19-8	used for SUBTRACT LOGICAL WITH BORROW
of HFP numbers 18-3	instruction 7-146
not-a-number (NaN) 19-6	op code
not operational	See operation code
as channel-path state 16-12	operand 5-2
as CPU state 4-53	access identification 3-52
as TOD-clock state 4-36	access of 5-84
not set (TOD-clock state) 4-35	for I/O instructions 14-1
NR (AND) instruction 7-18	address generation for 5-8
nullification	exception 6-24
exceptions to 5-22	immediate 5-6
for exigent machine-check conditions 11-11	length of 5-3
of instruction execution 5-20	overlap of
of unit of operation 5-21	for decimal instructions 8-3
numbering	for general instructions 7-2
of addresses (byte locations) 3-2	register for 5-6
of bits 3-2	sequence of references for 5-84
numbers	storage 5-6
binary 7-2	types of (fetch, store, update) 5-84
examples A-2	used for result 5-3
binary-floating-point 19-4	operating state 4-1, 4-2
CPU-model 10-94	operation
decimal 8-1	unit of 5-20
examples A-4	operation code (op code) 5-2
device 13-5	invalid 6-24
hexadecimal 5-6	operation exception 6-24
hexadecimal-floating-point 18-3	operator facilities 2-7, 12-1 basic 12-1
hexadecimal-floating-point	
examples A-5	operator intervening (signal-processor status) 4-55 OR IMMEDIATE instructions 7-112
machine-type 10-94	OR instructions 7-112 OR instructions 7-111
numeric bits 8-1	
moving of 7-105	example of problem with OR immediate A-43
	examples A-28 ORB (operation-request block) 15-21
	CSS priority 15-25

ORB (operation-request block) (continuea)	page index (PX) 3-27
extension control in 15-24	page-invalid bit (in page-table entry) 3-33
interruption parameter in 15-21	PAGE OUT instruction 10-56
invalid 16-26	page protection 3-11
logical-path mask (LPM) in 15-24	bit for in page-table entry 3-34
orders (I/O) 13-6, 15-28	bit for in segment-table entry 3-33
orders (signal-processor) 4-49	exception for 6-27
conditions precluding response to 4-53	page swapping 3-26
CPU reset 4-50	page table 3-33
emergency signal 4-50	designation 3-33
external call 4-50	lookup 3-42
initial CPU reset 4-50	origin (PTO) 3-33
restart 4-50	page-translation exception 6-25
sense 4-50	as an access exception 6-34, 6-41
set architecture 4-52	PALB (PURGE ALB) instruction 10-80
set prefix 4-51	PAM (path-available mask) 15-7
start 4-50	effect of reconfiguration on 15-10
stop 4-50	effect of resetting on 15-10
stop and store status 4-50	effect on allegiance of 15-10
store status at address 4-51	parallel-I/O channel-to-channel adapter
overflow	publication referenced xix
binary 7-3	parallel-I/O interface 13-3
example A-2	OEMI publication referenced xix
decimal 6-21	parameter
exponent	external-interruption 6-10
See exponent overflow	assigned storage locations for 3-51
fixed-point 6-22, 7-4	register for SIGNAL PROCESSOR 4-51, 10-92
in CRW 17-21	translation 3-28
overlap	parity bit 11-2
destructive 7-94, 7-100, 7-103	partial completion of instruction execution 5-20
operand 5-80	PASCE (primary address-space-control element) 3-29
for decimal instructions 8-3	
	PASN (primary address-space number) 3-17
for general instructions 7-2	in trace entry 4-22
operation 5-78	PASTE (primary AST entry) 5-29
	PASTEO (primary-AST-entry origin) 5-29, 5-43
P	path available for selection 15-12
- P (peta) xviii	path management 13-6
PACK ASCII instruction 7-113	for clear function 15-13
PACK instruction 7-112	for halt function 15-14
example A-28	for start function and resume function 15-17
PACK UNICODE instruction 7-114	path-not-operational bit (N) in SCSW 16-12
packed decimal numbers 8-1	path-not-operational condition 15-4
conversion of to zoned format 7-158	path verification required
conversion to from zoned format 7-130	indicator for (in ERW) 16-36
examples A-4	pattern (in EDIT) 8-7
padding byte	PC (PROGRAM CALL) instruction 10-57
· · · · · · · · · · · · · · · · · · ·	PC-cp (PROGRAM CALL instruction, to current
for COMPARE LOGICAL LONG EXTENDED instruc- tion 7-47	primary) 10-61
for COMPARE LOGICAL LONG instruction 7-44	PC number 10-58
	in linkage-stack state entry 5-72
for MOVE LONG EXTENDED instruction 7-98 for MOVE LONG instruction 7-94	in trace entry 4-22
	translation 5-29
page 3-27	PC-ss (PROGRAM CALL instruction, with space
page-frame real address (PFRA) 3-33	switching) 10-61
PAGE IN instruction 10-55	PC-translation-specification exception 6-25

PC-type bit 5-31	point of interruption 5-20
PCI (program-controlled interruption) 15-34	for machine check 11-14
as flag in CCW 15-27	POM (path-operational mask) 15-6
intermediate interruption condition for 16-17	effect on PNOM of 15-10
subchannel status for 16-23	POST (SVC)
pending channel reports (effect of I/O-system reset	example of routine to bypass A-45
on) 17-13	postnormalization 18-3
pending interruption	power controls 12-4
See interruption pending	power-on reset 4-47
PER (program-event recording) 4-24	powers of 2
access identification 3-52, 4-27	table of G-1
address 4-27	PR (PROGRAM RETURN) instruction 10-70
assigned storage locations for 3-52	PR-cp (PROGRAM RETURN instruction, to current
address-space-control element (ASCE)	primary) 10-70
identification 4-27	PR-ss (PROGRAM RETURN instruction, with space
ASCE (address-space-control element)	switching) 10-70
identification 4-27	PR/SM (Processor Resource/Systems Manager) 1-12,
ATMID (addressing-and-translation-mode identifica-	1-14
tion) 4-26	precision (floating-point) 9-1
code 4-26	preferred sign codes 8-2
assigned storage locations for 3-52	prefetch control 15-23
events 4-24	prefetching
extensions 1-11	access exceptions not recognized for 6-37
instruction-fetching event 4-31	channel-control check during 16-27
masks	channel-data check during 16-27
bit in PSW 4-5	handling of invalid CBC in storage keys during 11-8
PER-event 4-24	of ART-table and DAT-table entries 5-83
priority of indication 4-28	of data for I/O 15-29
program-interruption condition 6-25	of instructions 5-81
storage-alteration event 4-31	of operands 5-84
storage-area designation 4-29	prefix 3-15
ending address 4-25	set by signal-processor order 4-51
starting address 4-25	store-status save area for 3-55
wraparound 4-30	prefix area 3-15
store-using-real-address event 4-32	prenormalization 18-3
successful-branching event 4-30	primary address space 3-16
PERFORM LOCKED OPERATION instruction 7-115	primary ASN (PASN) 3-17
example A-50	in linkage-stack state entry 5-71
PFRA (page-frame real address) 3-33	primary AST entry (PASTE)
PGIN (PAGE IN) instruction 10-55	origin (PASTEO) 5-29, 5-43
PGOUT (PAGE OUT) instruction 10-56	primary authority 3-24
piecemeal steps of instruction execution 5-78	exception 6-26
PIM (path-installed mask) 15-6	primary designation-type-control bits 3-30
PKA (PACK ASCII) instruction 7-113	primary interruption condition (I/O) 16-4
PKM (PSW-key mask) 5-24	primary-list bit 5-44
PKU (PACK UNICODE) instruction 7-114	primary private-space-control bit 3-29
PLO (PERFORM LOCKED OPERATION)	primary real-space-control bit 3-30
instruction 7-115	primary real-space token origin (PRSTKO) 3-30
example A-50	primary region table
PMCW (path-management-control word) 15-2	designation (PRTD) 3-29
channel-path identifiers (CHPID) in 15-7	length (PRTL) 3-30
PNOM (path-not-operational mask) 15-4	origin (PRTO) 3-29
effect on POM of 15-10	primary segment table
indicated in SCSW 16-12	designation (PSTD) 3-29
point of damage 11-14	length (PSTL) 3-30
	origin (PSTO) 3-29

primary-space access-list designation (PSALD) 5-45	PROGRAM CALL instruction 10-57
primary-space mode 3-28	trace entry for 4-22
primary space-switch-event-control bit 3-29	type of 5-31
orimary-status bit (I/O) 16-18	program-call state entry 5-70, 10-60
orimary storage-alteration-event-control bit 3-29	program check
orimary subspace-group-control bit 3-29	as subchannel status 16-24
orimary virtual address 3-4	measurement-block 16-33
effective address-space-control element for 3-34	program-event recording
oriority	See PER
of access exceptions 6-41	program events
of ASN-translation exceptions 6-44	See PER events
of data exceptions 6-14	program mask
of external-interruption conditions 6-11	validity bit for 11-21
of I/O interruptions 16-4	PROGRAM RETURN instruction 10-70
of interruptions (CPU) 6-46	program-status word
of PER events 4-28	See PSW
of program-interruption conditions 6-37	PROGRAM TRANSFER instruction 10-74
for arithmetic exceptions 6-14	trace entry for 4-22
of subspace-replacement exceptions 6-45	programmable field of TOD clock 4-37
of trace exceptions 6-45	protection (storage) 3-9
private bit 5-46	access-list-controlled
private-space control	See access-list-controlled protection
effect on	during tracing 4-23
fetch-protection override 3-11	fetch
low-address protection 3-12	See fetch protection
use of common segments 3-33	key-controlled
private-space-control bit 3-29	See key-controlled protection
home 3-31	low-address
primary 3-29	See low-address protection
secondary 3-30	page
privileged instructions 4-6	See page protection
control 10-1	protection check
I/O 14-1	as subchannel status 16-26
privileged-operation exception 6-26	measurement-block 16-33
problem state 4-6	protection exception 6-26
bit in entry-table entry 5-31	as an access exception 6-34, 6-41
bit in PSW 4-6	PRSD (primary real-space designation) 3-29
compatibility 1-15	PRSTKO (primary real-space token origin) 3-30
processing backup (synchronous machine-check condi-	PRTD (primary region-table designation) 3-29
tion) 11-18	PRTL (primary region-table length) 3-30
processing damage (synchronous machine-check condi-	PRTO (primary region-table origin) 3-29
tion) 11-19	PSALD (primary-space access-list designation) 5-45
processor	pseudo AST entry 3-17
See CPU	PSTD (primary segment-table designation) 3-29
processor-availability facility 1-12	PSTL (primary segment-table length) 3-30
Processor Resource/Systems Manager (PR/SM) 1-12,	PSTO (primary segment-table origin) 3-29
1-14	PSW (program-status word) 2-3, 4-3
orogram 5-37	current 4-3, 5-10
exceptions 6-14	stored during interruption 6-2
execution of 5-2	exceptions associated with 6-9
fields of SCHIB modifiable by 15-8	format error 6-9
initial loading of 4-47, 17-14	in linkage-stack state entry 5-71
interruption 6-14	in program execution 5-10
priority of 6-14, 6-37	store-status save area for 3-55
mask (in PSW) 4-6	validity bits for 11-21
,	•

PSW key 4-5 control bit 5-64	reconfiguration of I/O system 17-17 recovery
in entry-table entry 5-65 in trace entry 4-22	as class of machine-check condition 11-12 channel-subsystem 17-18
used as access key 3-9	system 11-16
validity bit for 11-21	subclass-mask bit for 11-25
PSW-key mask (PKM) 5-24	reduced-authority state 10-7
control bit 5-64	redundancy 11-2
in linkage-stack state entry 5-71	reference
PT (PROGRAM TRANSFER) instruction 10-74	bit in storage key 3-8
PT-cp (PROGRAM TRANSFER instruction, to current	multiple-access 5-86
primary) 10-75	recording 3-14
PT-ss (PROGRAM TRANSFER instruction, with space	sequence for storage 5-77
switching) 10-75	See also sequence
PTLB (PURGE TLB) instruction 10-80	single-access 5-86
PTO (page-table origin) 3-33	region 3-27
publications	region first index (RFX) 3-27
other related documents xix	region-first-translation exception 6-27
PURGE ALB instruction 10-80	as an access exception 6-41
PURGE TLB instruction 10-80	region index (RX)
	in virtual address 3-27
PX (page index) 3-27	region-invalid bit (in region-table entry) 3-32
	` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `
Q	region second index (RSX) 3-27 region-second-translation exception 6-28
QNaN (quiet NaN) 19-6	
quadword-concurrent storage references 5-87	as an access exception 6-41
queuing	region table
FIFO	origin (RTO) 3-29
example for lock and unlock A-47	region-table designation (RTD) 3-29
LIFO	home 3-31
example for lock and unlock A-46	primary 3-29
quiet NaN (QNaN) 19-6	secondary 3-30
quiet ivaiv (Qivaiv) 10 0	region-table entry (RTE) 3-32
_	region third index (RTX) 3-27
R	region-third-translation exception 6-28
R field of instruction 5-6	as an access exception 6-41
radix	region-translation exception 6-27
binary 9-1	register
hexadecimal 9-1	access 2-4
rate control 12-4	base-address 2-3
RCHP (RESET CHANNEL PATH) instruction 14-8	control 2-4
real address 3-4	designation of 5-6
real mode 3-28	floating-point 2-3, 9-2
real space	floating-point-control 19-2
token origin (RSTKO) 3-29	general 2-3
real-space-control bit 3-31	index 2-3
home 3-31	prefix 3-15
primary 3-30	save areas for 3-56, 11-22
secondary 3-30	validation of 11-10
real-space designation (RSD)	validity bits for 11-21
home 3-31	relative branching 5-9
primary 3-29	remainder 19-9
secondary 3-30	result of DIVIDE TO INTEGER 19-29
real storage 3-4	remaining free space (in linkage stack) 5-68
receiver check (signal-processor status) 4-56	remote operating stations 12-1
10001101 Official processor status, 7-00	reporting-source code (RSC) 17-21

reporting-source ID (RSID) 17-22	rounding (decimal) 8-11		
repressible machine-check conditions 11-12	example A-38		
reset 4-41, 17-10	rounding (floating-point)		
channel-path 17-10	of BFP result 19-7		
clear 4-46	of HFP result 18-17		
CPU 4-45	rounding action		
effect on CPU state 4-2	summary of 9-3		
effect on TOD clock 4-35	RP (RESUME PROGRAM) instruction 10-81		
I/O-system 17-11	RR instruction format 5-5		
as part of subsystem reset 4-46	RRBE (RESET REFERENCE BIT EXTENDED) instruc-		
initial CPU 4-46	tion 10-80		
power on 4-47	RRE instruction format 5-5		
subsystem 4-46	RRF instruction format 5-5		
summary of functions 4-43	RS instruction format 5-5		
summary of functions performed by manual initiation	RSC (reporting-source code) 17-21		
of 4-42	RSCH (RESUME SUBCHANNEL) instruction 14-9		
system-reset-clear key 12-5	RSE instruction format 5-5		
system-reset-normal key 12-5	RSI instruction format 5-5		
RESET CHANNEL PATH instruction 14-8	RSID (reporting-source ID) 17-22		
function initiated by 15-44	RSTKO (real-space token origin) 3-29		
RESET REFERENCE BIT EXTENDED	RSX (region second index) 3-27		
instruction 10-80	RTE (region-table entry) 3-32		
reset signal (I/O) 17-10	RTO (region-table origin) 3-29		
in channel-path reset 17-10	RTX (region third index) 3-27		
in I/O-system reset 17-11, 17-12	running (state of TOD clock) 4-35		
issued as part of RCHP 15-44	RX (region index) 3-27		
resolution	RX instruction format 5-5		
of clock comparator 4-39	RXE instruction format 5-5		
of CPU timer 4-40	RXF instruction format 5-5		
of TOD clock 4-35			
restart	S		
interruption 6-45	_		
key 12-4	S (SUBTRACT) binary instruction 7-144		
signal-processor order 4-50	S instruction format 5-5		
result operand 5-3	SAC (SET ADDRESS SPACE CONTROL)		
resume function 13-8, 15-17	instruction 10-83		
initiated by RESUME SUBCHANNEL 14-9	SACF (SET ADDRESS SPACE CONTROL FAST)		
path management for 15-18	instruction 10-83		
pending 16-13	SAL (SET ADDRESS LIMIT) instruction 14-11		
RESUME PROGRAM instruction 10-81	SAM24 (SET ADDRESSING MODE) instruction 7-132		
RESUME SUBCHANNEL instruction 14-9	SAM31 (SET ADDRESSING MODE) instruction 7-132 SAM64 (SET ADDRESSING MODE) instruction 7-132		
channel-program requirements for 14-10			
count of in measurement block 17-3	sample count (in ESW) 17-4 SAR (SET ACCESS) instruction 7-132		
function initiated by 15-17	SASCE (secondary address-space-control		
retry	element) 3-30		
CPU 11-2	SASN (secondary address-space number) 3-17		
RFX (region first index) 3-27	in trace entry 4-22		
RI instruction format 5-5	save areas for registers 3-56, 11-22		
RIE instruction format 5-5	SCHIB (subchannel-information block) 15-1		
RIL instruction format 5-5	as operand of		
RLL (ROTATE LEFT SINGLE LOGICAL)	MODIFY SUBCHANNEL 14-7		
instruction 7-130	STORE SUBCHANNEL 14-17		
RLLG (ROTATE LEFT SINGLE LOGICAL)	model-dependent area in 15-7		
instruction 7-130	path-management-control word (PMCW) in 15-2		
ROTATE LEFT SINGLE LOGICAL instruction 7-130	subchannel-status word (SCSW) in 15-7		

SCHIB (subchannel-information block) (continued)	secondary-status bit (I/O) 16-18		
summary of modifiable fields in 15-8	secondary storage-alteration-event-control bit 3-30		
SCHM (SET CHANNEL MONITOR) instruction 14-12	secondary subspace-group-control bit 3-30		
SCK (SET CLOCK) instruction 10-85	secondary virtual address 3-4		
SCKC (SET CLOCK COMPARATOR)	effective address-space-control element for 3		
instruction 10-86	segment 3-27		
SCKPF (SET CLOCK PROGRAMMABLE FIELD)	segment index (SX) 3-27		
instruction 10-86	segment-invalid bit (in segment-table entry) 3-33		
SCP-initiated reset 1-12	segment table 3-33		
SCSW (subchannel-status word) 16-6	length (STL) 3-29		
activity-control field in 16-13	origin (STO) 3-29		
CCW address in 16-18	segment-table designation (STD)		
count in 16-29	home 3-31		
device-status field in 16-23	obtaining of in access-register translation 5-36		
function-control field in 16-12	primary 3-29		
in IRB 16-6	secondary 3-30		
in SCHIB 15-7	segment-translation exception 6-29		
status-control field in 16-16	as an access exception 6-34, 6-41		
subchannel-control field in 16-11	self-describing block of I/O data 15-33		
subchannel-status field in 16-23	semiprivileged		
SD (SUBTRACT NORMALIZED) HFP	instructions 4-6		
instruction 18-21	descriptions of 10-1		
SDB (SUBTRACT) BFP instruction 19-45	program authorization 5-23		
SDBR (SUBTRACT) BFP instruction 19-45	summary of 5-27		
SDR (SUBTRACT NORMALIZED) HFP	programs 4-6, 5-23		
instruction 18-21	sense		
SE (SUBTRACT NORMALIZED) HFP	as signal-processor order 4-50		
instruction 18-21	sequence		
SEARCH STRING instruction 7-131	conceptual 5-77		
examples A-29	instruction-execution 5-2		
SEB (SUBTRACT) BFP instruction 19-45	of CCWs that is invalid 16-26		
SEBR (SUBTRACT) BFP instruction 19-45	of storage references 5-77		
secondary address space 3-16	ART-table and DAT-table entries 5-83		
secondary ASN (SASN) 3-17	for floating-point data 9-2		
control bit 5-65	instructions 5-81		
in linkage-stack state entry 5-71	operands 5-84		
secondary authority 3-24	storage keys 5-83		
exception 6-28	sequence code (in subchannel logout) 16-35		
secondary-CCW address validity (in ERW) 16-37	field-validity flag for 16-34		
secondary designation-type-control bits 3-30	SER (SUBTRACT NORMALIZED) HFP		
secondary error (in subchannel logout) 16-35	instruction 18-21		
secondary interruption condition (I/O) 16-4	serial-I/O channel-to-channel adapter		
secondary private-space-control bit 3-30	publication referenced xix		
secondary real-space-control bit 3-30	serial-I/O interface 13-2		
secondary real-space token origin (SRSTKO) 3-30	publication referenced xix		
secondary region table	serialization 5-89		
designation (SRTD) 3-30	caused by I/O instructions 14-1		
length (SRTL) 3-30	channel-program 5-91		
origin (SRTO) 3-30	CPU 5-90		
secondary segment table	in completion of store operations 5-85		
designation (SSTD) 3-30	service-call-logical-processor (SCLP) facility 1-13		
length (SSTL) 3-30	service-processor damage 11-18		
origin (SSTO) 3-30	service processor inoperative (signal-processor		
secondary-space-control bit 3-29, 5-25	status) 4-56		
secondary-space mode 3-28	service-signal external interruption 6-13 subclass-mask bit for 6-13		

SET ACCESS instruction 7-132	sign bit
SET ADDRESS LIMIT instruction 14-11	binary 7-3
SET ADDRESS SPACE CONTROL FAST	floating-point 18-1
instruction 10-83	sign codes (decimal) 8-2
SET ADDRESS SPACE CONTROL instruction 10-83	signal (I/O) 17-9
SET ADDRESSING MODE instruction 7-132	SIGNAL PROCESSOR instruction 10-91
SET ADDRESSING MODE instructions 7-132	orders 4-49
set architecture	status 4-54
signal-processor order 4-52	signaling NaN (SNaN) 19-6
SET CHANNEL MONITOR instruction 14-12	signed binary
effect on measurement modes of 17-1	arithmetic 7-3
SET CLOCK COMPARATOR instruction 10-86	comparison 7-5
SET CLOCK instruction 10-85	integer 7-2
SET CLOCK PROGRAMMABLE FIELD	examples A-2
instruction 10-86	significance
SET CPU TIMER instruction 10-86	loss 18-1
SET FPC instruction 19-43	in HFP addition 18-9
set prefix (signal-processor order) 4-51	mask (in PSW) 4-6
SET PREFIX instruction 10-87	starter (in EDIT) 8-7
SET PROGRAM MASK instruction 7-133	significand 19-4
SET PSW KEY FROM ADDRESS instruction 10-87	SIGP
SET ROUNDING MODE (SRNM) 19-43	See SIGNAL PROCESSOR instruction
SET SECONDARY ASN instruction 10-88	SIGP (SIGNAL PROCESSOR) instruction 10-91
access registers 5-41	single-access reference 5-86
set state (of TOD clock) 4-35	single-path mode 15-3, 15-20
SET STORAGE KEY EXTENDED instruction 10-91	size notation xviii
SET SYSTEM MASK instruction 10-91	size of address 3-5
SFPC (SET FPC) instruction 19-43	controlled by addressing mode 5-7
SG (SUBTRACT) binary instruction 7-144	in CCW 15-27
SGF (SUBTRACT) binary instruction 7-144	skip flag in CCW 15-27
SGFR (SUBTRACT) binary instruction 7-144	effect on data transfer of 15-34
SGR (SUBTRACT) binary instruction 7-144	SL (SUBTRACT LOGICAL) instruction 7-145
SH (SUBTRACT HALFWORD) instruction 7-145	SLA (SHIFT LEFT SINGLÉ) instruction 7-135
shared storage	example A-30
See storage sharing	SLAG (SHIFT LEFT SINGLE) instruction 7-135
shared TOD clock 4-34	SLB (SUBTRACT LOGICAL WITH BORROW) instruc-
SHIFT AND ROUND DECIMAL instruction 8-11	tion 7-146
examples A-37	SLBG (SUBTRACT LOGICAL WITH BORROW) instruc
SHIFT LEFT DOUBLE instruction 7-133	tion 7-146
example A-29	SLBGR (SUBTRACT LOGICAL WITH BORROW)
SHIFT LEFT DOUBLE LOGICAL instruction 7-134	instruction 7-146
SHIFT LEFT SINGLE instruction 7-135	SLBR (SUBTRACT LOGICAL WITH BORROW) instruc
example A-30	tion 7-146
SHIFT LEFT SINGLE LOGICAL instruction 7-135	SLDA (SHIFT LEFT DOUBLE) instruction 7-133
SHIFT RIGHT DOUBLE instruction 7-136	example A-29
SHIFT RIGHT DOUBLE LOGICAL instruction 7-136	SLDL (SHIFT LEFT DOUBLE LOGICAL)
SHIFT RIGHT SINGLE instruction 7-137	instruction 7-134
SHIFT RIGHT SINGLE LOGICAL instruction 7-137	SLGR (SUBTRACT LOGICAL) instruction 7-145
shifting	SLI (suppress-length-indication) flag in CCW 15-27
floating-point	for immediate operations 15-30
See normalization	SLL (SHIFT LEFT SINGLE LOGICAL)
short binary-floating-point number 19-4	instruction 7-135
short hexadecimal-floating-point number 18-3	SLLG (SHIFT LEFT SINGLE LOGICAL)
short I/O block 16-23	instruction 7-135
SI instruction format 5-5	SLR (SUBTRACT LOGICAL) instruction 7-145

SNaN (signaling NaN) 19-6	SRTL (secondary region-table length) 3-30		
solicited interruption condition (I/O) 16-3	SRTO (secondary region-table origin) 3-30		
solid errors 11-5	SS instruction format 5-5		
sorting	SSAR (SET SECONDARY ASN) instruction 10-88		
extended 1-11	access registers 5-41		
sorting instructions	SSAR-cp (SET SECONDARY ASN instruction, to		
See also COMPARE AND FORM CODEWORD	current primary) 10-88		
instruction, UPDATE TREE instruction	SSAR-ss (SET SECONDARY ASN instruction, with		
example A-51	space switching) 10-88		
source of interruption	SSASTEO (subspace-AST-entry origin) 5-56		
identified by interruption code 6-5	SSASTESN (subspace-AST-entry sequence		
SP (SUBTRACT DECIMAL) instruction 8-12	number) 5-57		
space-switch event 6-29	SSCH (START SUBCHANNEL) instruction 14-14		
control bit	SSE instruction format 5-5		
in ASTE 3-20	SSKE (SET STORAGE KEY EXTENDED)		
space-switch-event-control bit	instruction 10-91		
home 3-31	SSM (SET SYSTEM MASK) instruction 10-91		
primary 3-29	SSM-suppression-control bit 6-30, 10-91		
special-operation exception 6-30	SSTD (secondary segment-table designation) 3-30		
special QNaN 19-6	SSTL (secondary segment-table length) 3-30		
specification exception 6-31	SSTO (secondary segment-table origin) 3-30		
SPKA (SET PSW KEY FROM ADDRESS)	ST (STORE) binary instruction 7-138		
instruction 10-87	stack-empty exception 6-32		
SPM (SET PROGRAM MASK) instruction 7-133	stack-full exception 6-33		
SPT (SET CPU TIMER) instruction 10-86	stack-operation exception 6-33		
SPX (SET PREFIX) instruction 10-87	stack-specification exception 6-33		
SQD (SQUARE ROOT) HFP instruction 18-19	stack-type exception 6-33		
SQDB (SQUARE ROOT) BFP instruction 19-44	stacking process 5-72		
SQDBR (SQUARE ROOT) HFP instruction 19-44	stacking PROGRAM CALL 5-61		
SQDR (SQUARE ROOT) HFP instruction 18-19	STAM (STORE ACCESS MULTIPLE) instruction 7-138		
SQE (SQUARE ROOT) HFP instruction 18-19 SQEB (SQUARE ROOT) BFP instruction 19-44			
SQEBR (SQUARE ROOT) BFP instruction 19-44	standalone dump 12-5 standard epoch (for TOD clock) 4-37		
SQER (SQUARE ROOT) HFP instruction 18-19	STAP (STORE CPU ADDRESS) instruction 10-94		
SQUARE ROOT BFP instructions 19-44	start (CPU)		
SQUARE ROOT HFP instructions 18-19	function 4-2		
SQXRR (SQUARE ROOT) BFP instruction 19-44	key 12-4		
SQXR (SQUARE ROOT) HFP instruction 18-19	signal-processor order 4-50		
SR (SUBTRACT) binary instruction 7-144	start function (I/O) 13-6, 15-17		
SRA (SHIFT RIGHT SINGLE) instruction 7-137	bit in SCSW for 16-12		
SRAG (SHIFT RIGHT SINGLE) instruction 7-137	initiated by START SUBCHANNEL 14-14		
SRDA (SHIFT RIGHT DOUBLE) instruction 7-136	path management for 15-18		
SRDL (SHIFT RIGHT DOUBLE LOGICAL)	pending 16-14		
instruction 7-136	START SUBCHANNEL instruction 14-14		
SRL (SHIFT RIGHT SINGLE LOGICAL)	count of in measurement block 17-3		
instruction 7-137	deferred condition code for (in SCSW) 16-8		
SRLG (SHIFT RIGHT SINGLE LOGICAL)	function initiated by 15-17		
instruction 7-137	operation-request block (ORB) used by 15-21		
SRNM (SET ROUNDING MODE) 19-43	state		
SRP (SHIFT AND ROUND DECIMAL) instruction 8-11	CPU		
examples A-37	See CPU state		
SRSD (secondary real-space designation) 3-30	TOD-clock 4-35		
SRST (SEARCH STRING) instruction 7-131	state entry 5-70		
examples A-29	status		
SRTD (secondary region-table designation) 3-30	alert 16-16		
	device 16-23		
	effect of clear function on 15-14		

status (continued)	stop
device (continued)	function 4-2
field-validity flag for (in subchannel logout) 16-34	key 12-4
with inappropriate bit combination 16-35	signal-processor order 4-50
device-status check 16-35	stop and store status (signal-processor order) 4-50
for SIGNAL PROCESSOR 4-50, 10-92	stopped (signal-processor status) 4-55
intermediate 16-17	stopped state
primary 16-18	of CPU 4-1
program	effect on completion of store operations 5-85
See PSW	of TOD clock 4-35
resulting from signal-processor orders 4-54	storage 3-1, 3-29
secondary 16-18	absolute 3-3
storing of 4-48	address wraparound
manual key for 12-5	See wraparound
subchannel 16-23	addressing 3-2
status-control field (in SCSW) 16-16	See also address
status modifier (device status)	alteration
effect of in command chaining 15-34	space-control bit 4-24
status pending 16-18	alteration manual controls 12-2
status-verification facility 17-17	alteration PER event 3-29, 4-31
STC (STORE CHARACTER) instruction 7-138	bits for 3-29
STCK (STORE CLOCK) instruction 7-139	mask for 4-24
STCKC (STORE CLOCK COMPARATOR)	assigned locations in 3-51
instruction 10-93	auxiliary 3-1, 3-26
STCKE (STORE CLOCK EXTENDED)	block 3-3
instruction 7-140	testing for usability of 10-110
STCM (STORE CHARACTERS UNDER MASK) instruc-	buffer (cache) 3-2
tion 7-139	clearing of
examples A-30	See clearing operation
STCMH (STORE CHARACTERS UNDER MASK)	concurrency of access for references to 5-87
instruction 7-139	configuration of 3-3
STCPS (STORE CHANNEL PATH STATUS)	direct-access 3-1
instruction 14-15	display 12-2
STCRW (STORE CHANNEL REPORT WORD) instruc-	error 11-19
tion 14-16	indirect 11-20
STCTG (STORE CONTROL) instruction 10-93	expanded 2-2
STCTL (STORE CONTROL) instruction 10-93	failing address in
STD	See failing-storage address
See segment-table designation	interlocked update 5-85
STD (STORE) floating-point instruction 9-11	interlocks for virtual references 5-79
STE (STORE) floating-point instruction 9-11	main 3-1
STFL (STORE FACILITY LIST) instruction 10-95	noninterlocked update of 5-85
STFL facility list 3-54	nonvolatile 3-2
STFPC (STORE FPC) instruction 19-44	operand 5-6
STG (STORE) binary instruction 7-138	reference to (fetch, store, update) 5-84
STH (STORE HALFWORD) instruction 7-142	update reference 5-85
STIDP (STORE CPU ID) instruction 10-94	operand consistency 5-86
STL (segment-table length) 3-29	examples A-47, A-49
STM (STORE MULTIPLE) instruction 7-142	prefixing for 3-15
example A-30	real 3-4
STMG (STORE MULTIPLE) instruction 7-142	sequence of references to 5-77
STMH (STORE MULTIPLE HIGH) instruction 7-143	for floating-point data 9-2
STNSM (STORE THEN AND SYSTEM MASK) instruc-	size
tion 10-107	notation for xviii
STO (segment-table origin) 3-29	validation of 11-6
. 3	virtual 3-26

storage (continuea)	store reference 5-84
volatile 3-2	access exceptions for 6-37
effect of power-on reset on 4-47	STORE REVERSED instructions 7-143
storage-access code (in subchannel logout) 16-34	store status 4-48
storage-alteration-event bit 4-25	key 12-5
storage-alteration-event-control bit 3-29	signal-processor order for 4-50
home 3-31	store-status architectural-mode identification 3-53
primary 3-29	store status at address (signal-processor order) 4-51
secondary 3-30	STORE SUBCHANNEL instruction 14-17
storage-area designation	STORE SYSTEM INFORMATION instruction 10-97
for I/O operations 15-28	STORE THEN AND SYSTEM MASK
for PER events 4-29	instruction 10-107
storage degradation (machine-check condition) 11-20	STORE THEN OR SYSTEM MASK instruction 10-107
storage key 3-8	store using real address (PER event) 4-32
error in 11-20	store-using-real-address-event mask 4-24
sequence of references to 5-83	STORE USING REAL ADDRESS instruction 10-107
testing for usability of 10-110	STOSM (STORE THEN OR SYSTEM MASK) instruc-
validation of 11-7	tion 10-107
storage-key function 1-12	STPQ (STORE PAIR TO QUADWORD)
storage-logical-validity bit 11-22	instruction 7-143
storage protection 3-9	STPT (STORE CPU TIMER) instruction 10-95
during tracing 4-23	STPX (STORE PREFIX) instruction 10-95
storage-protection-override-control bit 3-10	STRAG (STORE REAL ADDRESS) instruction 10-96
storage reconfiguration 1-12	streaming-mode control 15-22
storage sharing	string of interruptions 4-3, 6-46
by address spaces 3-26	caused by clock comparator 4-40
by CPUs and the channel subsystem 3-3	caused by CPU timer 4-41
examples A-43	STRV (STORE REVERSED) instruction 7-143
in multiprocessing 4-49	STRVG (STORE REVERSED) instruction 7-143
STORE ACCESS MULTIPLE instruction 7-138	STRVH (STORE REVERSED) instruction 7-143
STORE binary instruction 7-138	STSCH (STORE SUBCHANNEL) instruction 14-17
STORE CHANNEL PATH STATUS instruction 14-15	STSI (STORE SYSTEM INFORMATION)
STORE CHANNEL REPORT WORD instruction 14-16	instruction 10-97
channel-report word (CRW) stored by 17-20	STURA (STORE USING REAL ADDRESS)
STORE CHARACTER instruction 7-138	instruction 10-107
STORE CHARACTERS UNDER MASK	STURG (STORE USING REAL ADDRESS)
instruction 7-139	instruction 10-107
examples A-30	SU (SUBTRACT UNNORMALIZED) HFP
STORE CLOCK COMPARATOR instruction 10-93	instruction 18-21
STORE CLOCK EXTENDED instruction 7-140	subchannel 13-2
STORE CLOCK instruction 7-139	active allegiance for 15-11
STORE CONTROL instruction 10-93	dedicated allegiance for 15-11
STORE CPU ADDRESS instruction 10-94	effect of I/O-system reset on 17-12
STORE CPU ID instruction 10-94	idle 16-13
STORE CPU TIMER instruction 10-95	working allegiance for 15-11
STORE FACILITY LIST instruction 10-95	subchannel-active bit 16-15
STORE floating-point instructions 9-11	subchannel addressing 13-5
STORE FPC instruction 19-44	subchannel control information in SCSW 16-11
STORE HALFWORD instruction 7-142	subchannel enabled bit in PMCW 15-2
STORE MULTIPLE HIGH instruction 7-143	subchannel key 15-21, 16-8
STORE MULTIPLE instruction 7-142	used as access key 3-9
example A-30	used for IPL 17-15
STORE PAIR TO QUADWORD instruction 7-143	subchannel key check (in subchannel logout) 16-32
STORE PREFIX instruction 10-95	subchannel logout 16-32
STORE REAL ADDRESS instruction 10-96	subchannel number 13-5

subchannel status 16-23	suspended bit (in SCSW) 16-16
subclass-mask bits	suspension of channel-program execution 15-37
external-interruption 6-11	effect on DCTI of 15-39
machine-check 11-24	intermediate interruption condition for 16-17
subroutine linkage 5-10	SVC (SUPERVISOR CALL) instruction 7-147
subspace-active bit 5-56	SW (SUBTRACT UNNORMALIZED) HFP
subspace-AST-entry origin (SSASTEO) 5-56	instruction 18-21
subspace-AST-entry sequence number	swapping
(SSASTESN) 5-57	by COMPARE (DOUBLE) AND SWAP
subspace-group control 3-29	instructions 7-40
subspace-group-control bit	by EXCLUSIVE OR instruction 7-80
primary 3-29	SWR (SUBTRACT UNNORMALIZED) HFP
secondary 3-30	instruction 18-21
subspace groups 5-55	SX (segment index) 3-27
introduction to 5-14	SXBR (SUBTRACT) BFP instruction 19-45
subspace-replacement	SXR (SUBTRACT NORMALIZED) HFP
exceptions 6-45	instruction 18-21
operations 5-59	symbol translation
subsystem-identification word (SID) 14-1	use by VTAM 7-66
assigned storage locations for 3-54	symbol-translation-option bit 7-59
subsystem-linkage-control bit 5-25, 5-29	synchronization
subsystem reset 4-46	checkpoint 11-3
SUBTRACT BFP instructions 19-45	of CPU timer with TOD clock 4-40
SUBTRACT binary instructions 7-144	of TOD clocks 4-35, 4-39
SUBTRACT DECIMAL instruction 8-12	synchronization control 15-23
SUBTRACT HALFWORD instruction 7-145	synchronous machine-check-interruption
SUBTRACT LOGICAL instructions 7-145	conditions 11-18
SUBTRACT LOGICAL WITH BORROW	system
instructions 7-146	manual control of 12-1
SUBTRACT NORMALIZED	organization of 2-1
See SUBTRACT BFP instructions	system check stop 11-11
SUBTRACT NORMALIZED HFP instructions 18-21	system damage 11-16
SUBTRACT UNNORMALIZED HFP instructions 18-21	system mask (in PSW) 4-3
successful-branching PER event 4-30	validity bit for 11-21
mask for 4-24	system recovery 11-16
SUPERVISOR CALL instruction 7-147	system reset
supervisor-call interruption 6-46	See reset
supervisor state 4-6	system-reset-clear key 12-5
support functions (I/O) 17-1	system-reset-normal key 12-5
suppress-suspended-interruption control (I/O) 15-24,	
16-11	-
used for IPL 17-15	I
suppression	T (tera) xviii
exceptions to 5-22	table of powers of 2 G-1
of instruction execution 5-19	table-type bits 3-32, 3-33
of unit of operation 5-21	in region-table entry 3-32
suppression on protection 3-12	in segment-table entry 3-33
SUR (SUBTRACT UNNORMALIZED) HFP	tables
instruction 18-21	ASN
suspend control 15-21	See ASN first table, ASN second table
suspend-control bit 16-8	authority
used for IPL 17-15	See authority table
suspend flag in CCW 15-27	DAT
invalid 16-25	See page table, segment table, region table
suspend function 13-8	entry
1	See entry table

tables (continued)	time-of-day clock
linkage	See TOD clock
See linkage table	timer
page	See CPU timer
See page table	timing
region	channel-subsystem 17-2
See region table	timing facilities 4-34
segment	timing-facility bit (in PMCW) 15-4
See segment table	timing-facility damage 11-16
trace 4-10	for TOD clock 4-36
translation 3-31	TLB (translation-lookaside buffer) 3-42
TAM (TEST ADDRESSING MODE) instruction 7-147	entries 3-43
TAR (TEST ACCESS) instruction 10-108	attachment of 3-43
target instruction 7-80	clearing of 3-45
TB (TEST BLOCK) instruction 10-110	effect of translation changes on 3-45
TBDER (CONVERT HFP TO BFP) floating-point instruc-	usable state 3-44
tion	TM (TEST UNDER MASK) instruction 7-148
TBDR (CONVERT HFP TO BFP) floating-point instruc-	examples A-31
tion 9-9	TMH (TEST UNDER MASK HIGH) instruction 7-148
TBEDR (CONVERT HFP TO BFP) floating point instruc-	TMHH (TEST UNDER MASK) instruction 7-148
tion 9-9	TMHL (TEST UNDER MASK) instruction 7-148
TCDB (TEST DATA CLASS) BFP instruction 19-45	TML (TEST UNDER MASK LOW) instruction 7-148
TCEB (TEST DATA CLASS) BFP instruction 19-45	TMLH (TEST UNDER MASK) instruction 7-148
TCXB (TEST DATA CLASS) BFP instruction 19-45	TMLL (TEST UNDER MASK) instruction 7-148
termination	TOD clock 4-35
of instruction execution 5-20	effect of power-on reset on 4-47
for exigent machine-check conditions 11-11	effect on clock-comparator interruption 6-11
of unit of operation 5-21	effect on CPU-timer decrementing 4-40
for exigent machine-check conditions 11-11	effect on CPU-timer interruption 6-11
termination code (in subchannel logout) 16-34	manual control of 4-35, 12-5
field-validity flag for 16-34	unique values of 4-36
TEST ACCESS instruction 10-108	validation of 11-10
TEST ADDRESSING MODE instruction 7-147	value in trace entry 4-22
TEST AND SET instruction 7-147	TOD-clock-control-override control 4-35
TEST BLOCK instruction 10-110	TOD-clock programmable field 4-37
TEST DATA CLASS BFP instructions 19-45	TOD-clock programmable register 4-37
TEST DECIMAL instruction 8-13	save areas for 3-56
test indicator 12-5	validity bit for 11-22
TEST PENDING INTERRUPTION instruction 14-18	TOD-clock-sync-control bit 4-35, 4-39
TEST PROTECTION instruction 10-113	TOD-clock-synchronization facility 4-39
TEST SUBCHANNEL instruction 14-19	TP (TEST DECIMAL) instruction 8-13
interruption-response block (IRB)used by 16-6	TPI (TEST PENDING INTERRUPTION)
TEST UNDER MASK HIGH instruction 7-148	instruction 14-18
TEST UNDER MASK instruction	interruption code stored by 14-18
examples A-31	TPROT (TEST PROTECTION) instruction 10-113
TEST UNDER MASK instructions 7-148	TR (TRANSLATE) instruction 7-149
TEST UNDER MASK LOW instruction 7-148	· ·
	example A-31 trace 4-10
testing for storage-block and storage-key usability 10-110	entries 4-13
THDER (CONVERT BFP TO HFP) floating-point	
instruction 9-8	entry address 4-13
	exceptions 6-45
THDR (CONVERT BFP TO HFP) floating-point instruc-	table exception 6-33 TRACE instruction 10-115
tion 9-8	
TIC (transfer in channel) 15-40	trace entry for 4-22
invalid sequence of 16-26	TRACG (TRACE) instruction 10-115

trailer entry 5-69	unit of operation 5-20
transferring program control 5-60	unlock A-46
TRANSLATE AND TEST instruction 7-150	example with FIFO queuing A-48
example A-32	example with LIFO queuing A-47
TRANSLATE EXTENDED instruction 7-151	unnormalized floating-point number 18-3
TRANSLATE instruction 7-149	HFP data only 9-1
example A-31	unordered (comparison to a NaN) 19-8
TRANSLATE ONE TO ONE instruction 7-153	unordered comparison 19-23
TRANSLATE ONE TO TWO instruction 7-153	UNPACK ASCII instruction 7-159
TRANSLATE TWO TO ONE instruction 7-153	UNPACK instruction 7-158
TRANSLATE TWO TO TWO instruction 7-153	example A-33
translation	UNPACK UNICODE instruction 7-160
address 3-26	UNPK (UNPACK) instruction 7-158
See also dynamic address translation	example A-33
exception identification 3-53	UNPKA (PACK ASCII) instruction 7-159
lookaside buffer	UNPKU (PACK UNICODE) instruction 7-160
See TLB	unprivileged instructions 4-6, 7-2
PC-number 5-29	unsigned binary
specification exception 6-34	arithmetic 7-4
tables for 3-31	integer 7-2
translation modes 3-28	examples A-3
translation parameters 3-28	in address generation 5-8
translation path 3-43	unsolicited interruption condition (I/O) 16-3
trap control block 10-117	unstack-suppression bit 5-67
TRAP instruction 10-116	unstacking process 5-75
trap save area 10-118	update reference 5-85
TRAP2 (TRAP) instruction 10-116	UPDATE TREE instruction 7-160
TRAP4 (TRAP) instruction 10-116	example A-51
TRE (TRANSLATE EXTENDED) instruction 7-151	UPT (UPDATE TREE) instruction 7-160
tree structure for sorting 7-160	example A-51
example A-51	usable ALB entry 5-54
trial execution	usable TLB entry 3-44
for editing instructions and TRANSLATE	UTC (Coordinated Universal Time) used in TOD
instruction 5-23	epoch 4-37
for PER 4-26	
trimodal addressing 5-7	V
TROO (TRANSLATE ONE TO ONE) instruction 7-153	-
TROT (TRANSLATE ONE TO TWO) instruction 7-153	valid ART-table entry 5-54
TRT (TRANSLATE AND TEST) instruction 7-150	valid CBC 11-2
example A-32	valid floating-point-register numbers 9-2
TRTO (TRANSLATE TWO TO ONE) instruction 7-153	valid region-table, segment-table, or page-table
TRTT (TRANSLATE TWO TO TWO) instruction 7-153	entry 3-43 validation 11-5
true zero (HFP number) 18-1	
TS (TEST AND SET) instruction 7-147	of registers 11-10
TSCH (TEST SUBCHANNEL) instruction 14-19	of storage 11-6 of storage key 11-7
two's complement binary notation 7-3	of TOD clock 11-10
examples A-2	validity bit for backward stack-entry address 5-69
type of PROGRAM CALL 5-31	validity bit for forward-section-header address 5-69
	validity bits
U	in machine-check-interruption code 11-21
ulp (unit in the last place) 19-4	in subchannel logout 16-34
underflow	variable-length field 3-3
See exponent underflow	version code 10-94
unit check (device status)	virtual address 3-4
in establishing dedicated allegiance 15-11	viitaai auui 633 – 3 ⁻⁴
in octabilishing acdicated dilegiance 10-11	

virtual machine extensions for 1-12 virtual storage 3-26 VM-data-space facility 1-12 volatile storage 3-2 effect of power-on reset on 4-47 VTAM use of symbol translation 7-66 W WAIT (SVC) example of routine to bypass A-46 wait indicator 12-6 wait-state bit in PSW 4-6 warning (machine-check condition) 11-17 subclass-mask bit for 11-25 word 3-3 word-concurrent storage references 5-87 working allegiance (I/O) 15-11 wraparound of instruction addresses 5-7 of PER addresses 4-30 of register numbers for LOAD MULTIPLE instruction 7-89 for STORE MULTIPLE instruction 7-142 of storage addresses 3-6 controlled by addressing mode 3-6 for MOVE INVERSE instruction 7-93 for MOVE LONG EXTENDED instruction 7-100 for MOVE LONG instruction 7-94 for MOVE LONG UNICODE instruction 7-103 of TOD clock 4-35 X (EXCLUSIVE OR) instruction 7-79 X field of instruction 5-8 XA (extended architecture) See 370-XA architecture XC (EXCLUSIVE OR) instruction 7-79 examples A-19 XG (EXCLUSIVE OR) instruction 7-79 XGR (EXCLUSIVE OR) instruction 7-79 XI (EXCLUSIVE OR) instruction 7-79 example A-20 XR (EXCLUSIVE OR) instruction 7-79 XSCH (CANCEL SUBCHANNEL) instruction 14-4 Ζ Z bit (zero condition-code bit) 16-11 as cause of intermediate interruption condition 16-17 z/Architecture architecture highlights of 1-1

ZAP (ZERO AND ADD) instruction 8-13 example A-38 zero instruction-length code 6-7 negative See negative zero normal meaning for byte value xix setting floating-point register to 9-11 true (HFP number) 18-1 ZERO AND ADD instruction 8-13 example A-38 zero condition code (Z bit in SCSW) 16-11 zone bits 8-1 moving of 7-107 zoned decimal numbers 8-1 examples A-4

Communicating Your Comments to IBM

z/Architecture Principles of Operation

Publication No. SA22-7832-01

If you especially like or dislike anything about this book, please use one of the methods listed below to send your comments to IBM. Whichever method you choose, make sure you send your name, address, and telephone number if you would like a reply.

Feel free to comment on specific errors or omissions, accuracy, organization, subject matter, or completeness of this book. However, the comments you send should pertain to only the information in this manual and the way in which the information is presented. To request additional publications, or to ask questions or make comments about the functions of IBM products or systems, you should talk to your IBM representative or to your IBM authorized remarketer.

When you send comments to IBM, you grant IBM a nonexclusive right to use or distribute your comments in any way it believes appropriate without incurring any obligation to you.

If you are mailing a reader's comment form (RCF) from a country other than the United States, you can give the RCF to the local IBM branch office or IBM representative for postage-paid mailing.

- If you prefer to send comments by mail, use the RCF at the back of this book.
- If you prefer to send comments by FAX, use this number:
 - FAX: (International Access Code)+1+845+432-9405
- If you prefer to send comments electronically, use one of these network IDs:
 - Internet e-mail: mhvrcfs@us.ibm.com
 - World Wide Web: http://www.ibm.com/s390/os390/webgs.html

Make sure to include the following in your note:

- Title and publication number of this book
- · Page number or topic to which your comment applies

Optionally, if you include your telephone number, we will be able to respond to your comments by phone.

Reader's Comments — We'd Like to Hear from You

z/Architecture Principles of Operation

Phone No.

Publication No. SA22-7832-01

You may use this form to communicate your comments about this publication, its organization, or subject matter, with the understanding that IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you. Your comments will be sent to the author's department for whatever review and action, if any, are deemed appropriate.

Note: Copies of IBM publications are not stocked at the location to which this form is addressed. Please

direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality. Today's date: What is your occupation? Newsletter number of latest Technical Newsletter (if any) concerning this publication: How did you use this publication? [] As an introduction As a text (student) [] [] As a reference manual [] As a text (instructor) [] For another purpose (explain) Is there anything you especially like or dislike about the organization, presentation, or writing in this manual? Helpful comments include general usefulness of the book; possible additions, deletions, and clarifications; specific errors and omissions. Page Number: Comment: Name Address Company or Organization



Fold and Tape

Fold and Tape

BUSINESS REPLY MAIL
FIRST-CLASS MAIL PERMIT NO. 40 ARMONK, NEW YORK

POSTAGE WILL BE PAID BY ADDRESSEE

IBM Corporation
Department 55JA, Mail Station P384
2455 South Road
Poughkeepsie, NY 12601-5400

Please do not staple

Please do not staple

Fold and Tape

Fold and Tape



Printed in the United States of America on recycled paper containing 10% recovered post-consumer fiber.

SA22-7832-01