RomanRom2/ossc
1
0 Fork 0
mirror of https://github.com/marqs85/ossc synced 2026-11-06 06:59:58 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity

adapt review comments

Browse Source 
* automate coast enable/disable based on sync type
* move glitch filter under sync menu
This commit is contained in:
marqs committed 2026-09-28 21:46:19 +03:00
1 parent 0e7345464b
commit 14e7258bfc
7 files changed
+15 -40
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

software/sys_controller/src/menu.c
+1 -2
View File
@@ -189,6 +189,7 @@ MENU(menu_sync, P99_PROTECT({ \
{ "H-PLL Post-Coast", OPT_AVCONFIG_NUMVALUE, { .num = { &tc.post_coast, OPT_NOWRAP, 0, PLL_COAST_MAX, lines_disp } } },
{ "ADC PLL BW", OPT_AVCONFIG_SELECTION, { .sel = { &tc.adc_pll_bw, OPT_WRAP, SETTING_ITEM(adc_pll_bw_desc) } } },
{ "FPGA PLL BW", OPT_AVCONFIG_SELECTION, { .sel = { &tc.fpga_pll_bw, OPT_WRAP, SETTING_ITEM(fpga_pll_bw_desc) } } },
{ "Sync glitch filt", OPT_AVCONFIG_SELECTION, { .sel = { &tc.sync_glitch_filt, OPT_WRAP, SETTING_ITEM(off_on_desc) } } },
}))
MENU(menu_lm, P99_PROTECT({ \
@@ -248,8 +249,6 @@ MENU(menu_compatibility, P99_PROTECT({ \
{ "Default HDMI VIC", OPT_AVCONFIG_NUMVALUE, { .num = { &tc.default_vic, OPT_NOWRAP, 0, HDMI_1080p50, value_disp } } },
{ "Panasonic hack", OPT_AVCONFIG_SELECTION, { .sel = { &tc.panasonic_hack, OPT_WRAP, SETTING_ITEM(off_on_desc) } } },
{ "Disable PR2x", OPT_AVCONFIG_SELECTION, { .sel = { &tc.hdmi_pr2x_disable, OPT_WRAP, SETTING_ITEM(off_on_desc) } } },
{ "PC SoG/CS coast", OPT_AVCONFIG_SELECTION, { .sel = { &tc.pc_sog_coast, OPT_WRAP, SETTING_ITEM(off_on_desc) } } },
{ "Sync glitch filt", OPT_AVCONFIG_SELECTION, { .sel = { &tc.sync_glitch_filt, OPT_WRAP, SETTING_ITEM(off_on_desc) } } },
}))
MENU(menu_audio, P99_PROTECT({ \
software/sys_controller/src/userdata.c
+1 -2
View File
@@ -144,8 +144,7 @@ const ude_item_map ude_profile_items[] = {
UDE_ITEM(67, 120, tc.o480p_pbox),
UDE_ITEM(68, 122, tc.hdmi_ar),
UDE_ITEM(69, 122, tc.hdmi_pr2x_disable),
UDE_ITEM(70, 122, tc.pc_sog_coast),
UDE_ITEM(71, 122, tc.sync_glitch_filt),
UDE_ITEM(70, 123, tc.sync_glitch_filt),
};
int write_userdata(uint8_t entry) {