add options for ADC and FPGA PLL bandwidth selection

Browse Source

...

This commit is contained in:

marqs committed 2024-06-29 10:26:45 +03:00

1 parent 8ef05364b4

commit 82dada1c36

5 files changed

+7579 -7528

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

software/sys_controller/mem_init/sys_onchip_memory2_0.hex

+7506 -7480

File diff suppressed because it is too large. Load diff