RomanRom2/ossc
1
0
Fork 0
mirror of https://github.com/marqs85/ossc synced 2025-04-18 19:12:40 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity

enable TX pixel repetition for GBI 360p Line3x

Browse Source 
Avoid potential timing bottleneck between FPGA and TX chip
This commit is contained in:
marqs 2024-06-29 10:20:17 +03:00
parent 82c498ac02
commit 8ef05364b4
1 changed files with 3 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
software/sys_controller/ossc/video_modes.c
View File

@ -353,6 +353,7 @@ int get_pure_lm_mode(avconfig_t *cc, mode_data_t *vm_in, mode_data_t *vm_out, vm
vm_conf->x_rpt = vm_conf->h_skip = 2; vm_conf->x_rpt = vm_conf->h_skip = 2;
vmode_hv_mult(vm_out, VM_OUT_XMULT, VM_OUT_YMULT); vmode_hv_mult(vm_out, VM_OUT_XMULT, VM_OUT_YMULT);
break; break;
case MODE_L3_240x360:
case MODE_L3_320_COL: case MODE_L3_320_COL:
case MODE_L4_320_COL: case MODE_L4_320_COL:
case MODE_L5_384_COL: case MODE_L5_384_COL:
@ -371,10 +372,6 @@ int get_pure_lm_mode(avconfig_t *cc, mode_data_t *vm_in, mode_data_t *vm_out, vm
vm_conf->x_rpt = vm_conf->h_skip = 5; vm_conf->x_rpt = vm_conf->h_skip = 5;
vmode_hv_mult(vm_out, VM_OUT_XMULT, VM_OUT_YMULT); vmode_hv_mult(vm_out, VM_OUT_XMULT, VM_OUT_YMULT);
break; break;
case MODE_L3_240x360:
vm_conf->x_rpt = vm_conf->h_skip = 7;
vmode_hv_mult(vm_out, VM_OUT_XMULT, VM_OUT_YMULT);
break;
default: default:
printf("WARNING: invalid mindiff_lm\n"); printf("WARNING: invalid mindiff_lm\n");
return -1; return -1;
@ -393,10 +390,8 @@ int get_pure_lm_mode(avconfig_t *cc, mode_data_t *vm_in, mode_data_t *vm_out, vm
else if (mindiff_lm & (MODE_L3_256_COL|MODE_L6_256_COL)) else if (mindiff_lm & (MODE_L3_256_COL|MODE_L6_256_COL))
vm_conf->x_rpt = cc->ar_256col ? 2 : 3; vm_conf->x_rpt = cc->ar_256col ? 2 : 3;
if (mindiff_lm & (MODE_L3_320_COL|MODE_L2_240x360)) if (mindiff_lm & (MODE_L3_320_COL|MODE_L2_240x360|MODE_L3_240x360))
vm_conf->x_rpt--; vm_conf->x_rpt--;
else if (mindiff_lm & MODE_L3_240x360)
vm_conf->x_rpt -= 2;
if (mindiff_lm == MODE_L2_240x360) { if (mindiff_lm == MODE_L2_240x360) {
vm_out->timings.h_active += 80; vm_out->timings.h_active += 80;
@ -404,7 +399,7 @@ int get_pure_lm_mode(avconfig_t *cc, mode_data_t *vm_in, mode_data_t *vm_out, vm
} }
// Force TX pixel-repeat for high bandwidth modes // Force TX pixel-repeat for high bandwidth modes
if (((mindiff_lm == MODE_L5_GEN_4_3) && (mode_preset->group == GROUP_288P)) || (mindiff_lm >= MODE_L6_GEN_4_3)) if (((mindiff_lm == MODE_L5_GEN_4_3) && (mode_preset->group == GROUP_288P)) || (mindiff_lm == MODE_L3_240x360) || (mindiff_lm >= MODE_L6_GEN_4_3))
vm_conf->tx_pixelrep = 1; vm_conf->tx_pixelrep = 1;
sniprintf(vm_out->name, 11, "%s x%u", vm_in->name, vm_conf->y_rpt+1); sniprintf(vm_out->name, 11, "%s x%u", vm_in->name, vm_conf->y_rpt+1);