ossc/rtl/timescale.v
2016-02-23 01:03:50 +02:00

3 lines
23 B
Verilog