This website requires JavaScript.
Explore
Help
Register
Sign In
RomanRom2
/
ossc
Watch
1
Star
0
Fork
0
mirror of
https://github.com/marqs85/ossc
synced
2026-11-03 13:47:13 +03:00
Code
Issues
Actions
Packages
Projects
Releases
Wiki
Activity
Files
14e7258bfc5925ca80ab89fbf1e4147c4f7d91e6
ossc
/
ip
/
i2c_opencores
/
timescale.v
T
marqs
388c464f63
Initial public release (FW 0.64)
2016-02-23 01:03:50 +02:00
3 lines
23 B
Verilog
Raw
Blame
History
`timescale
1
ns
/
10
ps
Reference in new issue
View Git Blame
Copy Permalink
