mirror of
https://github.com/marqs85/ossc
synced 2025-10-27 05:56:02 +03:00
249 lines
9.4 KiB
Plaintext
249 lines
9.4 KiB
Plaintext
// (C) 2001-2015 Altera Corporation. All rights reserved.
|
|
// Your use of Altera Corporation's design tools, logic functions and other
|
|
// software and tools, and its AMPP partner logic functions, and any output
|
|
// files any of the foregoing (including device programming or simulation
|
|
// files), and any associated documentation or information are expressly subject
|
|
// to the terms and conditions of the Altera Program License Subscription
|
|
// Agreement, Altera MegaCore Function License Agreement, or other applicable
|
|
// license agreement, including, without limitation, that your use is for the
|
|
// sole purpose of programming logic devices manufactured by Altera and sold by
|
|
// Altera or its authorized distributors. Please refer to the applicable
|
|
// agreement for further details.
|
|
|
|
|
|
|
|
`timescale 1ps / 1ps
|
|
|
|
${MULTICHIP}
|
|
${DDASI_ON}
|
|
${SID_EN}
|
|
${BULK_ERASE_EN}
|
|
${4BYTE_ADDR_EN}
|
|
|
|
module altera_epcq_controller_wrapper #(
|
|
parameter CS_WIDTH = 1,
|
|
parameter DEVICE_FAMILY = "Arria V",
|
|
parameter ADDR_WIDTH = 24,
|
|
parameter ASI_WIDTH = 1,
|
|
parameter ENABLE_4BYTE_ADDR = 1,
|
|
parameter ASMI_ADDR_WIDTH = 22,
|
|
parameter CHIP_SELS = 1
|
|
)(
|
|
input wire clk,
|
|
input wire reset_n,
|
|
|
|
// ports to access csr
|
|
input wire avl_csr_write,
|
|
input wire avl_csr_read,
|
|
input wire [2:0] avl_csr_addr,
|
|
input wire [31:0] avl_csr_wrdata,
|
|
output wire [31:0] avl_csr_rddata,
|
|
output wire avl_csr_rddata_valid,
|
|
output wire avl_csr_waitrequest,
|
|
|
|
// ports to access memory
|
|
input wire avl_mem_write,
|
|
input wire avl_mem_read,
|
|
input wire [ADDR_WIDTH-1:0] avl_mem_addr,
|
|
input wire [31:0] avl_mem_wrdata,
|
|
input wire [6:0] avl_mem_burstcount,
|
|
input wire [3:0] avl_mem_byteenable,
|
|
output wire [31:0] avl_mem_rddata,
|
|
output wire avl_mem_rddata_valid,
|
|
output wire avl_mem_waitrequest,
|
|
|
|
`ifdef DDASI_ON
|
|
output wire [ASI_WIDTH-1:0] epcq_dataout,
|
|
output wire epcq_dclk,
|
|
output wire [CS_WIDTH-1:0] epcq_scein,
|
|
output wire [ASI_WIDTH-1:0] epcq_sdoin,
|
|
output wire [ASI_WIDTH-1:0] epcq_dataoe,
|
|
`endif
|
|
|
|
// interrupt signal
|
|
output reg irq
|
|
);
|
|
|
|
`ifdef DDASI_ON
|
|
wire [ASI_WIDTH-1:0] ddasi_dataoe;
|
|
wire [ASI_WIDTH-1:0] ddasi_dataout;
|
|
wire ddasi_dclk;
|
|
wire [CS_WIDTH-1:0] ddasi_scein;
|
|
wire [ASI_WIDTH-1:0] ddasi_sdoin;
|
|
`endif
|
|
wire asmi_busy;
|
|
wire asmi_data_valid;
|
|
wire [7:0] asmi_dataout;
|
|
wire asmi_clkin;
|
|
wire asmi_reset;
|
|
`ifdef MULTICHIP
|
|
wire [CS_WIDTH-1:0] asmi_sce;
|
|
`endif
|
|
wire [ASMI_ADDR_WIDTH-1:0] asmi_addr;
|
|
wire [7:0] asmi_datain;
|
|
wire asmi_fast_read;
|
|
wire asmi_rden;
|
|
wire asmi_shift_bytes;
|
|
wire asmi_wren;
|
|
wire asmi_write;
|
|
|
|
wire asmi_illegal_erase;
|
|
wire asmi_illegal_write;
|
|
wire [7:0] asmi_rdid_out;
|
|
wire [7:0] asmi_status_out;
|
|
`ifdef ENABLE_SID
|
|
wire [7:0] asmi_epcs_id;
|
|
`endif
|
|
wire asmi_read_rdid;
|
|
wire asmi_read_status;
|
|
wire asmi_read_sid;
|
|
`ifdef ENABLE_4BYTE_ADDR_CODE
|
|
wire asmi_en4b_addr;
|
|
`endif
|
|
`ifdef ENABLE_BULK_ERASE
|
|
wire asmi_bulk_erase;
|
|
`endif
|
|
wire asmi_sector_erase;
|
|
wire asmi_sector_protect;
|
|
|
|
altera_epcq_controller_core #(
|
|
.DEVICE_FAMILY (DEVICE_FAMILY),
|
|
.ADDR_WIDTH (ADDR_WIDTH),
|
|
.ASI_WIDTH (ASI_WIDTH),
|
|
.ASMI_ADDR_WIDTH (ASMI_ADDR_WIDTH),
|
|
.CS_WIDTH (CS_WIDTH),
|
|
.ENABLE_4BYTE_ADDR (ENABLE_4BYTE_ADDR),
|
|
.CHIP_SELS (CHIP_SELS)
|
|
) epcq_controller_inst (
|
|
.clk (clk ),
|
|
.reset_n (reset_n ),
|
|
.avl_csr_write (avl_csr_write ),
|
|
.avl_csr_read (avl_csr_read ),
|
|
.avl_csr_addr (avl_csr_addr ),
|
|
.avl_csr_wrdata (avl_csr_wrdata ),
|
|
.avl_csr_rddata (avl_csr_rddata ),
|
|
.avl_csr_rddata_valid (avl_csr_rddata_valid ),
|
|
.avl_csr_waitrequest (avl_csr_waitrequest ),
|
|
.avl_mem_write (avl_mem_write ),
|
|
.avl_mem_read (avl_mem_read ),
|
|
.avl_mem_addr (avl_mem_addr ),
|
|
.avl_mem_wrdata (avl_mem_wrdata ),
|
|
.avl_mem_burstcount (avl_mem_burstcount ),
|
|
.avl_mem_byteenable (avl_mem_byteenable ),
|
|
.avl_mem_rddata (avl_mem_rddata ),
|
|
.avl_mem_rddata_valid (avl_mem_rddata_valid ),
|
|
.avl_mem_waitrequest (avl_mem_waitrequest ),
|
|
.irq (irq ),
|
|
`ifdef DDASI_ON
|
|
.epcq_dataout (epcq_dataout ),
|
|
.epcq_dclk (epcq_dclk ),
|
|
.epcq_scein (epcq_scein ),
|
|
.epcq_sdoin (epcq_sdoin ),
|
|
.epcq_dataoe (epcq_dataoe ),
|
|
.ddasi_dataoe (ddasi_dataoe ),
|
|
.ddasi_dataout (ddasi_dataout ),
|
|
.ddasi_dclk (ddasi_dclk ),
|
|
.ddasi_scein (ddasi_scein ),
|
|
.ddasi_sdoin (ddasi_sdoin ),
|
|
`else
|
|
.epcq_dataout ({ASI_WIDTH{1'b0}} ),
|
|
.epcq_dclk ( ),
|
|
.epcq_scein ( ),
|
|
.epcq_sdoin ( ),
|
|
.epcq_dataoe ( ),
|
|
.ddasi_dataoe ({ASI_WIDTH{1'b0}} ),
|
|
.ddasi_dataout ( ),
|
|
.ddasi_dclk (1'b0 ),
|
|
.ddasi_scein ({CS_WIDTH{1'b0}} ),
|
|
.ddasi_sdoin ({ASI_WIDTH{1'b0}} ),
|
|
`endif
|
|
.asmi_busy (asmi_busy ),
|
|
.asmi_data_valid (asmi_data_valid ),
|
|
.asmi_dataout (asmi_dataout ),
|
|
.asmi_clkin (asmi_clkin ),
|
|
.asmi_reset (asmi_reset ),
|
|
`ifdef MULTICHIP
|
|
.asmi_sce (asmi_sce ),
|
|
`else
|
|
.asmi_sce ( ),
|
|
`endif
|
|
.asmi_addr (asmi_addr ),
|
|
.asmi_datain (asmi_datain ),
|
|
.asmi_fast_read (asmi_fast_read ),
|
|
.asmi_rden (asmi_rden ),
|
|
.asmi_shift_bytes (asmi_shift_bytes ),
|
|
.asmi_wren (asmi_wren ),
|
|
.asmi_write (asmi_write ),
|
|
.asmi_illegal_erase (asmi_illegal_erase ),
|
|
.asmi_illegal_write (asmi_illegal_write ),
|
|
.asmi_rdid_out (asmi_rdid_out ),
|
|
.asmi_status_out (asmi_status_out ),
|
|
`ifdef ENABLE_SID
|
|
.asmi_epcs_id (asmi_epcs_id ),
|
|
.asmi_read_sid (asmi_read_sid ),
|
|
`else
|
|
.asmi_epcs_id ({8{1'b0}} ),
|
|
.asmi_read_sid ( ),
|
|
`endif
|
|
.asmi_read_rdid (asmi_read_rdid ),
|
|
.asmi_read_status (asmi_read_status ),
|
|
`ifdef ENABLE_4BYTE_ADDR_CODE
|
|
.asmi_en4b_addr (asmi_en4b_addr ),
|
|
`else
|
|
.asmi_en4b_addr ( ),
|
|
`endif
|
|
`ifdef ENABLE_BULK_ERASE
|
|
.asmi_bulk_erase (asmi_bulk_erase ),
|
|
`else
|
|
.asmi_bulk_erase ( ),
|
|
`endif
|
|
.asmi_sector_erase (asmi_sector_erase ),
|
|
.asmi_sector_protect (asmi_sector_protect )
|
|
);
|
|
|
|
altera_asmi_parallel asmi_parallel_inst (
|
|
.busy (asmi_busy ),
|
|
.data_valid (asmi_data_valid ),
|
|
.dataout (asmi_dataout ),
|
|
.clkin (asmi_clkin ),
|
|
.reset (asmi_reset ),
|
|
`ifdef MULTICHIP
|
|
.sce (asmi_sce ),
|
|
`endif
|
|
.addr (asmi_addr ),
|
|
.datain (asmi_datain ),
|
|
.fast_read (asmi_fast_read ),
|
|
.rden (asmi_rden ),
|
|
.shift_bytes (asmi_shift_bytes ),
|
|
.wren (asmi_wren ),
|
|
.write (asmi_write ),
|
|
.illegal_erase (asmi_illegal_erase ),
|
|
.illegal_write (asmi_illegal_write ),
|
|
.rdid_out (asmi_rdid_out ),
|
|
.status_out (asmi_status_out ),
|
|
.read_dummyclk (1'b0),
|
|
`ifdef ENABLE_SID
|
|
.epcs_id (asmi_epcs_id ),
|
|
.read_sid (asmi_read_sid ),
|
|
`endif
|
|
.read_rdid (asmi_read_rdid ),
|
|
.read_status (asmi_read_status ),
|
|
`ifdef ENABLE_4BYTE_ADDR_CODE
|
|
.en4b_addr (asmi_en4b_addr ),
|
|
`endif
|
|
`ifdef ENABLE_BULK_ERASE
|
|
.bulk_erase (asmi_bulk_erase ),
|
|
`endif
|
|
`ifdef DDASI_ON
|
|
.asmi_dataoe (ddasi_dataoe ),
|
|
.asmi_dataout (ddasi_dataout ),
|
|
.asmi_dclk (ddasi_dclk ),
|
|
.asmi_scein (ddasi_scein ),
|
|
.asmi_sdoin (ddasi_sdoin )
|
|
`endif
|
|
.sector_erase (asmi_sector_erase ),
|
|
.sector_protect (asmi_sector_protect )
|
|
);
|
|
|
|
endmodule
|