RomanRom2/ossc
1
0 Fork 0
mirror of https://github.com/marqs85/ossc synced 2026-11-01 04:37:16 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity
Files
827df7930f0530a68f3a207912c82a1254a33567
ossc/software/sys_controller/mem_init
T
History
marqs 827df7930f * L3 optimized mode scanlines fixed 
* Advanced timing tweaker implemented
2016-08-16 22:45:23 +03:00
..
epcq_controller_0.hex
Initial public release (FW 0.64)
2016-02-23 01:03:50 +02:00
meminit.qip
Initial public release (FW 0.64)
2016-02-23 01:03:50 +02:00
meminit.spd
Initial public release (FW 0.64)
2016-02-23 01:03:50 +02:00
sys_onchip_memory2_0.hex
* L3 optimized mode scanlines fixed
2016-08-16 22:45:23 +03:00