RomanRom2/ossc
1
0 Fork 0
mirror of https://github.com/marqs85/ossc synced 2026-10-30 19:57:20 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity
Files
9d496383c313c05faed3d541ac4b0969844f235f
ossc/ip/pll_reconfig
T
History
marqs 9d496383c3 optimize clock network 
* replace all clock muxes with a single cycloneive_clkctrl to minimize skew
* use a single dynamically configured PLL to comply with cycloneive_clkctrl
2019-10-06 23:54:32 +03:00
..
inc
optimize clock network
2019-10-06 23:54:32 +03:00
pll_reconfig_hw.tcl
optimize clock network
2019-10-06 23:54:32 +03:00
pll_reconfig_sw.tcl
optimize clock network
2019-10-06 23:54:32 +03:00
pll_reconfig_top.sv
optimize clock network
2019-10-06 23:54:32 +03:00