Logo
Explore Help
Register Sign In
RomanRom2/ossc
Watch 1
Star 0 Fork 0
mirror of https://github.com/marqs85/ossc synced 2026-11-03 21:57:28 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity
Files
a6d8c51dddac4fdb795caeb9618040383282c600
ossc/software/sys_controller_bsp/drivers/src
T
History
marqs c7fc62c038 use symlinks for SW IP BSP files
2019-09-30 18:56:27 +03:00
..
altera_avalon_jtag_uart_fd.c
Initial public release (FW 0.64)
2016-02-23 01:03:50 +02:00
altera_avalon_jtag_uart_init.c
BSP and sw modifications
2018-09-26 00:19:24 +03:00
altera_avalon_jtag_uart_ioctl.c
Initial public release (FW 0.64)
2016-02-23 01:03:50 +02:00
altera_avalon_jtag_uart_read.c
BSP and sw modifications
2018-09-26 00:19:24 +03:00
altera_avalon_jtag_uart_write.c
BSP and sw modifications
2018-09-26 00:19:24 +03:00
altera_avalon_timer_sc.c
integrate zero-riscy
2018-10-06 13:19:12 +03:00
altera_avalon_timer_ts.c
integrate zero-riscy
2018-10-06 13:19:12 +03:00
altera_avalon_timer_vars.c
integrate zero-riscy
2018-10-06 13:19:12 +03:00
altera_epcq_controller_mod.c
use symlinks for SW IP BSP files
2019-09-30 18:56:27 +03:00
i2c_opencores.c
use symlinks for SW IP BSP files
2019-09-30 18:56:27 +03:00
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses