RomanRom2/ossc
1
0
Fork 0
mirror of https://github.com/marqs85/ossc synced 2025-10-30 23:46:02 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity
e49106b635
ossc/software/sys_controller_bsp/drivers/inc/pll_reconfig_regs.h
marqs 9d496383c3 optimize clock network 
* replace all clock muxes with a single cycloneive_clkctrl to minimize skew
* use a single dynamically configured PLL to comply with cycloneive_clkctrl
2019-10-06 23:54:32 +03:00

Symbolic link
1 line
51 B
C
Raw Blame History

../../../../ip/pll_reconfig/inc/pll_reconfig_regs.h
Reference in New Issue View Git Blame Copy Permalink