RomanRom2/proto-PCIexpress-KiCad
1
0
Fork 0
mirror of https://github.com/lucanastasio/PCIexpress-KiCad synced 2025-08-06 23:40:52 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity

Compare commits

base: RomanRom2:3c50d277792682d72a9cc6d42c15782b0e3564ed
Branches Tags
RomanRom2:master
..
compare: RomanRom2:a230cd66ad8eb6b8ff6fda1105ebbcb980cc5fdd
Branches Tags
RomanRom2:master

1 Commits
3c50d27779 ... a230cd66ad

Author SHA1 Message Date
SuperCookie
a230cd66ad
Merge 8f23ef51b0 into b5704546ce 2025-05-17 20:18:33 -04:00
207 changed files with 2076 additions and 45 deletions
Show Stats Expand all files Collapse all files

0
Templates/PCIexpress_x16_full/.gitignore → PCIexpress_x16_full/.gitignore vendored
View File

0
Templates/PCIexpress_x16_full/PCIexpress_connector.kicad_sch → PCIexpress_x16_full/PCIexpress_connector.kicad_sch
View File

BIN
PCIexpress_x16_full/PCIexpress_x16_full-backups/PCIexpress_x16_full-2025-05-17_181937.zip Normal file
View File

Binary file not shown.

BIN
PCIexpress_x16_full/PCIexpress_x16_full-backups/PCIexpress_x16_full-2025-05-17_200435.zip Normal file
View File

Binary file not shown.

0
Templates/PCIexpress_x16_full/PCIexpress_x16_full.kicad_pcb → PCIexpress_x16_full/PCIexpress_x16_full.kicad_pcb
View File

136
PCIexpress_x16_full/PCIexpress_x16_full.kicad_prl Normal file
View File

@ -0,0 +1,136 @@
{
"board": {
"active_layer": 0,
"active_layer_preset": "All Layers",
"auto_track_width": true,
"hidden_netclasses": [],
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"images": 0.6,
"pads": 1.0,
"shapes": 1.0,
"tracks": 1.0,
"vias": 1.0,
"zones": 0.6
},
"selection_filter": {
"dimensions": true,
"footprints": true,
"graphics": true,
"keepouts": true,
"lockedItems": false,
"otherItems": true,
"pads": true,
"text": true,
"tracks": true,
"vias": true,
"zones": true
},
"visible_items": [
"vias",
"footprint_text",
"footprint_anchors",
"ratsnest",
"grid",
"footprints_front",
"footprints_back",
"footprint_values",
"footprint_references",
"tracks",
"drc_errors",
"drawing_sheet",
"bitmaps",
"pads",
"zones",
"drc_warnings",
"locked_item_shadows",
"conflict_shadows",
"shapes"
],
"visible_layers": "ffffffff_ffffffff_ffffffff_ffffffff",
"zone_display_mode": 0
},
"git": {
"repo_type": "",
"repo_username": "",
"ssh_key": ""
},
"meta": {
"filename": "PCIexpress_x16_full.kicad_prl",
"version": 5
},
"net_inspector_panel": {
"col_hidden": [
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false
],
"col_order": [
0,
1,
2,
3,
4,
5,
6,
7,
8,
9,
10,
11
],
"col_widths": [
162,
147,
91,
67,
91,
91,
91,
71,
91,
91,
91,
91
],
"custom_group_rules": [],
"expanded_rows": [],
"filter_by_net_name": true,
"filter_by_netclass": true,
"filter_text": "",
"group_by_constraint": false,
"group_by_netclass": false,
"show_unconnected_nets": false,
"show_zero_pad_nets": false,
"sort_ascending": true,
"sorting_column": 0
},
"open_jobsets": [],
"project": {
"files": []
},
"schematic": {
"selection_filter": {
"graphics": true,
"images": true,
"labels": true,
"lockedItems": false,
"otherItems": true,
"pins": true,
"symbols": true,
"text": true,
"wires": true
}
}
}

0
Templates/PCIexpress_x16_full/PCIexpress_x16_full.kicad_pro → PCIexpress_x16_full/PCIexpress_x16_full.kicad_pro
View File

0
Templates/PCIexpress_x16_full/PCIexpress_x16_full.kicad_sch → PCIexpress_x16_full/PCIexpress_x16_full.kicad_sch
View File

0
Templates/PCIexpress_x16_full/decap.kicad_sch → PCIexpress_x16_full/decap.kicad_sch
View File

0
Templates/PCIexpress_x16_full/fp-lib-table → PCIexpress_x16_full/fp-lib-table
View File

3
PCIexpress_x16_full/meta/info.html Normal file
View File

@ -0,0 +1,3 @@
<html><head><title>PCIEx16_full</title></head><body>
<p>This is a <a href="http://kicad-pcb.org/">KiCad</a> 5 <a href="http://docs.kicad-pcb.org/5.1.2/en/kicad/kicad.html#project_templates">template</a>
</body></html>

0
Templates/PCIexpress_x16_full/sym-lib-table → PCIexpress_x16_full/sym-lib-table
View File

0
Templates/PCIexpress_x16_full/term.kicad_sch → PCIexpress_x16_full/term.kicad_sch
View File

0
Templates/PCIexpress_x16_half/.gitignore → PCIexpress_x16_half/.gitignore vendored
View File

0
Templates/PCIexpress_x16_half/PCIexpress_connector.kicad_sch → PCIexpress_x16_half/PCIexpress_connector.kicad_sch
View File

BIN
PCIexpress_x16_half/PCIexpress_x16_half-backups/PCIexpress_x16_half-2025-05-17_200445.zip Normal file
View File

Binary file not shown.

0
Templates/PCIexpress_x16_half/PCIexpress_x16_half.kicad_pcb → PCIexpress_x16_half/PCIexpress_x16_half.kicad_pcb
View File

136
PCIexpress_x16_half/PCIexpress_x16_half.kicad_prl Normal file
View File

@ -0,0 +1,136 @@
{
"board": {
"active_layer": 0,
"active_layer_preset": "All Layers",
"auto_track_width": true,
"hidden_netclasses": [],
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"images": 0.6,
"pads": 1.0,
"shapes": 1.0,
"tracks": 1.0,
"vias": 1.0,
"zones": 0.6
},
"selection_filter": {
"dimensions": true,
"footprints": true,
"graphics": true,
"keepouts": true,
"lockedItems": false,
"otherItems": true,
"pads": true,
"text": true,
"tracks": true,
"vias": true,
"zones": true
},
"visible_items": [
"vias",
"footprint_text",
"footprint_anchors",
"ratsnest",
"grid",
"footprints_front",
"footprints_back",
"footprint_values",
"footprint_references",
"tracks",
"drc_errors",
"drawing_sheet",
"bitmaps",
"pads",
"zones",
"drc_warnings",
"locked_item_shadows",
"conflict_shadows",
"shapes"
],
"visible_layers": "ffffffff_ffffffff_ffffffff_ffffffff",
"zone_display_mode": 0
},
"git": {
"repo_type": "",
"repo_username": "",
"ssh_key": ""
},
"meta": {
"filename": "PCIexpress_x16_half.kicad_prl",
"version": 5
},
"net_inspector_panel": {
"col_hidden": [
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false
],
"col_order": [
0,
1,
2,
3,
4,
5,
6,
7,
8,
9,
10,
11
],
"col_widths": [
162,
147,
91,
67,
91,
91,
91,
71,
91,
91,
91,
91
],
"custom_group_rules": [],
"expanded_rows": [],
"filter_by_net_name": true,
"filter_by_netclass": true,
"filter_text": "",
"group_by_constraint": false,
"group_by_netclass": false,
"show_unconnected_nets": false,
"show_zero_pad_nets": false,
"sort_ascending": true,
"sorting_column": 0
},
"open_jobsets": [],
"project": {
"files": []
},
"schematic": {
"selection_filter": {
"graphics": true,
"images": true,
"labels": true,
"lockedItems": false,
"otherItems": true,
"pins": true,
"symbols": true,
"text": true,
"wires": true
}
}
}

0
Templates/PCIexpress_x16_half/PCIexpress_x16_half.kicad_pro → PCIexpress_x16_half/PCIexpress_x16_half.kicad_pro
View File

0
Templates/PCIexpress_x16_half/PCIexpress_x16_half.kicad_sch → PCIexpress_x16_half/PCIexpress_x16_half.kicad_sch
View File

0
Templates/PCIexpress_x16_half/decap.kicad_sch → PCIexpress_x16_half/decap.kicad_sch
View File

0
Templates/PCIexpress_x16_half/fp-lib-table → PCIexpress_x16_half/fp-lib-table
View File

3
PCIexpress_x16_half/meta/info.html Normal file
View File

@ -0,0 +1,3 @@
<html><head><title>PCIEx16_half</title></head><body>
<p>This is a <a href="http://kicad-pcb.org/">KiCad</a> 5 <a href="http://docs.kicad-pcb.org/5.1.2/en/kicad/kicad.html#project_templates">template</a>
</body></html>

0
Templates/PCIexpress_x16_half/sym-lib-table → PCIexpress_x16_half/sym-lib-table
View File

0
Templates/PCIexpress_x16_half/term.kicad_sch → PCIexpress_x16_half/term.kicad_sch
View File

0
Templates/PCIexpress_x16_low/.gitignore → PCIexpress_x16_low/.gitignore vendored
View File

0
Templates/PCIexpress_x16_low/PCIexpress_connector.kicad_sch → PCIexpress_x16_low/PCIexpress_connector.kicad_sch
View File

BIN
PCIexpress_x16_low/PCIexpress_x16_low-backups/PCIexpress_x16_low-2025-05-17_200505.zip Normal file
View File

Binary file not shown.

0
Templates/PCIexpress_x16_low/PCIexpress_x16_low.kicad_pcb → PCIexpress_x16_low/PCIexpress_x16_low.kicad_pcb
View File

136
PCIexpress_x16_low/PCIexpress_x16_low.kicad_prl Normal file
View File

@ -0,0 +1,136 @@
{
"board": {
"active_layer": 0,
"active_layer_preset": "All Layers",
"auto_track_width": true,
"hidden_netclasses": [],
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"images": 0.6,
"pads": 1.0,
"shapes": 1.0,
"tracks": 1.0,
"vias": 1.0,
"zones": 0.6
},
"selection_filter": {
"dimensions": true,
"footprints": true,
"graphics": true,
"keepouts": true,
"lockedItems": false,
"otherItems": true,
"pads": true,
"text": true,
"tracks": true,
"vias": true,
"zones": true
},
"visible_items": [
"vias",
"footprint_text",
"footprint_anchors",
"ratsnest",
"grid",
"footprints_front",
"footprints_back",
"footprint_values",
"footprint_references",
"tracks",
"drc_errors",
"drawing_sheet",
"bitmaps",
"pads",
"zones",
"drc_warnings",
"locked_item_shadows",
"conflict_shadows",
"shapes"
],
"visible_layers": "ffffffff_ffffffff_ffffffff_ffffffff",
"zone_display_mode": 0
},
"git": {
"repo_type": "",
"repo_username": "",
"ssh_key": ""
},
"meta": {
"filename": "PCIexpress_x16_low.kicad_prl",
"version": 5
},
"net_inspector_panel": {
"col_hidden": [
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false
],
"col_order": [
0,
1,
2,
3,
4,
5,
6,
7,
8,
9,
10,
11
],
"col_widths": [
162,
147,
91,
67,
91,
91,
91,
71,
91,
91,
91,
91
],
"custom_group_rules": [],
"expanded_rows": [],
"filter_by_net_name": true,
"filter_by_netclass": true,
"filter_text": "",
"group_by_constraint": false,
"group_by_netclass": false,
"show_unconnected_nets": false,
"show_zero_pad_nets": false,
"sort_ascending": true,
"sorting_column": 0
},
"open_jobsets": [],
"project": {
"files": []
},
"schematic": {
"selection_filter": {
"graphics": true,
"images": true,
"labels": true,
"lockedItems": false,
"otherItems": true,
"pins": true,
"symbols": true,
"text": true,
"wires": true
}
}
}

0
Templates/PCIexpress_x16_low/PCIexpress_x16_low.kicad_pro → PCIexpress_x16_low/PCIexpress_x16_low.kicad_pro
View File

0
Templates/PCIexpress_x16_low/PCIexpress_x16_low.kicad_sch → PCIexpress_x16_low/PCIexpress_x16_low.kicad_sch
View File

0
Templates/PCIexpress_x16_low/decap.kicad_sch → PCIexpress_x16_low/decap.kicad_sch
View File

0
Templates/PCIexpress_x16_low/fp-lib-table → PCIexpress_x16_low/fp-lib-table
View File

3
PCIexpress_x16_low/meta/info.html Normal file
View File

@ -0,0 +1,3 @@
<html><head><title>PCIEx16_low</title></head><body>
<p>This is a <a href="http://kicad-pcb.org/">KiCad</a> 5 <a href="http://docs.kicad-pcb.org/5.1.2/en/kicad/kicad.html#project_templates">template</a>
</body></html>

0
Templates/PCIexpress_x16_low/sym-lib-table → PCIexpress_x16_low/sym-lib-table
View File

0
Templates/PCIexpress_x16_low/term.kicad_sch → PCIexpress_x16_low/term.kicad_sch
View File

0
Templates/PCIexpress_x1_full/.gitignore → PCIexpress_x1_full/.gitignore vendored
View File

0
Templates/PCIexpress_x1_full/PCIexpress_connector.kicad_sch → PCIexpress_x1_full/PCIexpress_connector.kicad_sch
View File

BIN
PCIexpress_x1_full/PCIexpress_x1_full-backups/PCIexpress_x1_full-2025-05-17_181342.zip Normal file
View File

Binary file not shown.

BIN
PCIexpress_x1_full/PCIexpress_x1_full-backups/PCIexpress_x1_full-2025-05-17_200157.zip Normal file
View File

Binary file not shown.

0
Templates/PCIexpress_x1_full/PCIexpress_x1_full.kicad_pcb → PCIexpress_x1_full/PCIexpress_x1_full.kicad_pcb
View File

136
PCIexpress_x1_full/PCIexpress_x1_full.kicad_prl Normal file
View File

@ -0,0 +1,136 @@
{
"board": {
"active_layer": 0,
"active_layer_preset": "All Layers",
"auto_track_width": true,
"hidden_netclasses": [],
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"images": 0.6,
"pads": 1.0,
"shapes": 1.0,
"tracks": 1.0,
"vias": 1.0,
"zones": 0.6
},
"selection_filter": {
"dimensions": true,
"footprints": true,
"graphics": true,
"keepouts": true,
"lockedItems": false,
"otherItems": true,
"pads": true,
"text": true,
"tracks": true,
"vias": true,
"zones": true
},
"visible_items": [
"vias",
"footprint_text",
"footprint_anchors",
"ratsnest",
"grid",
"footprints_front",
"footprints_back",
"footprint_values",
"footprint_references",
"tracks",
"drc_errors",
"drawing_sheet",
"bitmaps",
"pads",
"zones",
"drc_warnings",
"locked_item_shadows",
"conflict_shadows",
"shapes"
],
"visible_layers": "ffffffff_ffffffff_ffffffff_ffffffff",
"zone_display_mode": 0
},
"git": {
"repo_type": "",
"repo_username": "",
"ssh_key": ""
},
"meta": {
"filename": "PCIexpress_x1_full.kicad_prl",
"version": 5
},
"net_inspector_panel": {
"col_hidden": [
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false
],
"col_order": [
0,
1,
2,
3,
4,
5,
6,
7,
8,
9,
10,
11
],
"col_widths": [
162,
147,
91,
67,
91,
91,
91,
71,
91,
91,
91,
91
],
"custom_group_rules": [],
"expanded_rows": [],
"filter_by_net_name": true,
"filter_by_netclass": true,
"filter_text": "",
"group_by_constraint": false,
"group_by_netclass": false,
"show_unconnected_nets": false,
"show_zero_pad_nets": false,
"sort_ascending": true,
"sorting_column": 0
},
"open_jobsets": [],
"project": {
"files": []
},
"schematic": {
"selection_filter": {
"graphics": true,
"images": true,
"labels": true,
"lockedItems": false,
"otherItems": true,
"pins": true,
"symbols": true,
"text": true,
"wires": true
}
}
}

0
Templates/PCIexpress_x1_full/PCIexpress_x1_full.kicad_pro → PCIexpress_x1_full/PCIexpress_x1_full.kicad_pro
View File

0
Templates/PCIexpress_x1_full/PCIexpress_x1_full.kicad_sch → PCIexpress_x1_full/PCIexpress_x1_full.kicad_sch
View File

0
Templates/PCIexpress_x1_full/decap.kicad_sch → PCIexpress_x1_full/decap.kicad_sch
View File

0
Templates/PCIexpress_x1_full/fp-lib-table → PCIexpress_x1_full/fp-lib-table
View File

3
PCIexpress_x1_full/meta/info.html Normal file
View File

@ -0,0 +1,3 @@
<html><head><title>PCIEx1_full</title></head><body>
<p>This is a <a href="http://kicad-pcb.org/">KiCad</a> 5 <a href="http://docs.kicad-pcb.org/5.1.2/en/kicad/kicad.html#project_templates">template</a>
</body></html>

0
Templates/PCIexpress_x1_full/sym-lib-table → PCIexpress_x1_full/sym-lib-table
View File

0
Templates/PCIexpress_x1_full/term.kicad_sch → PCIexpress_x1_full/term.kicad_sch
View File

0
Templates/PCIexpress_x1_half/.gitignore → PCIexpress_x1_half/.gitignore vendored
View File

0
Templates/PCIexpress_x1_half/PCIexpress_connector.kicad_sch → PCIexpress_x1_half/PCIexpress_connector.kicad_sch
View File

BIN
PCIexpress_x1_half/PCIexpress_x1_half-backups/PCIexpress_x1_half-2025-05-17_180814.zip Normal file
View File

Binary file not shown.

BIN
PCIexpress_x1_half/PCIexpress_x1_half-backups/PCIexpress_x1_half-2025-05-17_181512.zip Normal file
View File

Binary file not shown.

0
Templates/PCIexpress_x1_half/PCIexpress_x1_half.kicad_pcb → PCIexpress_x1_half/PCIexpress_x1_half.kicad_pcb
View File

136
PCIexpress_x1_half/PCIexpress_x1_half.kicad_prl Normal file
View File

@ -0,0 +1,136 @@
{
"board": {
"active_layer": 0,
"active_layer_preset": "All Layers",
"auto_track_width": true,
"hidden_netclasses": [],
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"images": 0.6,
"pads": 1.0,
"shapes": 1.0,
"tracks": 1.0,
"vias": 1.0,
"zones": 0.6
},
"selection_filter": {
"dimensions": true,
"footprints": true,
"graphics": true,
"keepouts": true,
"lockedItems": false,
"otherItems": true,
"pads": true,
"text": true,
"tracks": true,
"vias": true,
"zones": true
},
"visible_items": [
"vias",
"footprint_text",
"footprint_anchors",
"ratsnest",
"grid",
"footprints_front",
"footprints_back",
"footprint_values",
"footprint_references",
"tracks",
"drc_errors",
"drawing_sheet",
"bitmaps",
"pads",
"zones",
"drc_warnings",
"locked_item_shadows",
"conflict_shadows",
"shapes"
],
"visible_layers": "ffffffff_ffffffff_ffffffff_ffffffff",
"zone_display_mode": 0
},
"git": {
"repo_type": "",
"repo_username": "",
"ssh_key": ""
},
"meta": {
"filename": "PCIexpress_x1_half.kicad_prl",
"version": 5
},
"net_inspector_panel": {
"col_hidden": [
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false
],
"col_order": [
0,
1,
2,
3,
4,
5,
6,
7,
8,
9,
10,
11
],
"col_widths": [
162,
147,
91,
67,
91,
91,
91,
71,
91,
91,
91,
91
],
"custom_group_rules": [],
"expanded_rows": [],
"filter_by_net_name": true,
"filter_by_netclass": true,
"filter_text": "",
"group_by_constraint": false,
"group_by_netclass": false,
"show_unconnected_nets": false,
"show_zero_pad_nets": false,
"sort_ascending": true,
"sorting_column": 0
},
"open_jobsets": [],
"project": {
"files": []
},
"schematic": {
"selection_filter": {
"graphics": true,
"images": true,
"labels": true,
"lockedItems": false,
"otherItems": true,
"pins": true,
"symbols": true,
"text": true,
"wires": true
}
}
}

0
Templates/PCIexpress_x1_half/PCIexpress_x1_half.kicad_pro → PCIexpress_x1_half/PCIexpress_x1_half.kicad_pro
View File

0
Templates/PCIexpress_x1_half/PCIexpress_x1_half.kicad_sch → PCIexpress_x1_half/PCIexpress_x1_half.kicad_sch
View File

0
Templates/PCIexpress_x1_half/decap.kicad_sch → PCIexpress_x1_half/decap.kicad_sch
View File

0
Templates/PCIexpress_x1_half/fp-lib-table → PCIexpress_x1_half/fp-lib-table
View File

3
PCIexpress_x1_half/meta/info.html Normal file
View File

@ -0,0 +1,3 @@
<html><head><title>PCIEx1 half</title></head><body>
<p>This is a <a href="http://kicad-pcb.org/">KiCad</a> 5 <a href="http://docs.kicad-pcb.org/5.1.2/en/kicad/kicad.html#project_templates">template</a>
</body></html>

0
Templates/PCIexpress_x1_half/sym-lib-table → PCIexpress_x1_half/sym-lib-table
View File

0
Templates/PCIexpress_x1_half/term.kicad_sch → PCIexpress_x1_half/term.kicad_sch
View File

0
Templates/PCIexpress_x1_low/.gitignore → PCIexpress_x1_low/.gitignore vendored
View File

0
Templates/PCIexpress_x1_low/PCIexpress_connector.kicad_sch → PCIexpress_x1_low/PCIexpress_connector.kicad_sch
View File

BIN
PCIexpress_x1_low/PCIexpress_x1_low-backups/PCIexpress_x1_low-2025-05-17_175403.zip Normal file
View File

Binary file not shown.

BIN
PCIexpress_x1_low/PCIexpress_x1_low-backups/PCIexpress_x1_low-2025-05-17_181533.zip Normal file
View File

Binary file not shown.

0
Templates/PCIexpress_x1_low/PCIexpress_x1_low.kicad_pcb → PCIexpress_x1_low/PCIexpress_x1_low.kicad_pcb
View File

136
PCIexpress_x1_low/PCIexpress_x1_low.kicad_prl Normal file
View File

@ -0,0 +1,136 @@
{
"board": {
"active_layer": 0,
"active_layer_preset": "All Layers",
"auto_track_width": true,
"hidden_netclasses": [],
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"images": 0.6,
"pads": 1.0,
"shapes": 1.0,
"tracks": 1.0,
"vias": 1.0,
"zones": 0.6
},
"selection_filter": {
"dimensions": true,
"footprints": true,
"graphics": true,
"keepouts": true,
"lockedItems": false,
"otherItems": true,
"pads": true,
"text": true,
"tracks": true,
"vias": true,
"zones": true
},
"visible_items": [
"vias",
"footprint_text",
"footprint_anchors",
"ratsnest",
"grid",
"footprints_front",
"footprints_back",
"footprint_values",
"footprint_references",
"tracks",
"drc_errors",
"drawing_sheet",
"bitmaps",
"pads",
"zones",
"drc_warnings",
"locked_item_shadows",
"conflict_shadows",
"shapes"
],
"visible_layers": "ffffffff_ffffffff_ffffffff_ffffffff",
"zone_display_mode": 0
},
"git": {
"repo_type": "",
"repo_username": "",
"ssh_key": ""
},
"meta": {
"filename": "PCIexpress_x1_low.kicad_prl",
"version": 5
},
"net_inspector_panel": {
"col_hidden": [
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false
],
"col_order": [
0,
1,
2,
3,
4,
5,
6,
7,
8,
9,
10,
11
],
"col_widths": [
162,
147,
91,
67,
91,
91,
91,
71,
91,
91,
91,
91
],
"custom_group_rules": [],
"expanded_rows": [],
"filter_by_net_name": true,
"filter_by_netclass": true,
"filter_text": "",
"group_by_constraint": false,
"group_by_netclass": false,
"show_unconnected_nets": false,
"show_zero_pad_nets": false,
"sort_ascending": true,
"sorting_column": 0
},
"open_jobsets": [],
"project": {
"files": []
},
"schematic": {
"selection_filter": {
"graphics": true,
"images": true,
"labels": true,
"lockedItems": false,
"otherItems": true,
"pins": true,
"symbols": true,
"text": true,
"wires": true
}
}
}

0
Templates/PCIexpress_x1_low/PCIexpress_x1_low.kicad_pro → PCIexpress_x1_low/PCIexpress_x1_low.kicad_pro
View File

0
Templates/PCIexpress_x1_low/PCIexpress_x1_low.kicad_sch → PCIexpress_x1_low/PCIexpress_x1_low.kicad_sch
View File

0
Templates/PCIexpress_x1_low/decap.kicad_sch → PCIexpress_x1_low/decap.kicad_sch
View File

0
Templates/PCIexpress_x1_low/fp-lib-table → PCIexpress_x1_low/fp-lib-table
View File

3
PCIexpress_x1_low/meta/info.html Normal file
View File

@ -0,0 +1,3 @@
<html><head><title>PCIEx1_low</title></head><body>
<p>This is a <a href="http://kicad-pcb.org/">KiCad</a> 5 <a href="http://docs.kicad-pcb.org/5.1.2/en/kicad/kicad.html#project_templates">template</a>
</body></html>

0
Templates/PCIexpress_x1_low/sym-lib-table → PCIexpress_x1_low/sym-lib-table
View File

0
Templates/PCIexpress_x1_low/term.kicad_sch → PCIexpress_x1_low/term.kicad_sch
View File

0
Templates/PCIexpress_x2_full/.gitignore → PCIexpress_x2_full/.gitignore vendored
View File

0
Templates/PCIexpress_x2_full/PCIexpress_connector.kicad_sch → PCIexpress_x2_full/PCIexpress_connector.kicad_sch
View File

BIN
PCIexpress_x2_full/PCIexpress_x2_full-backups/PCIexpress_x2_full-2025-05-17_184713.zip Normal file
View File

Binary file not shown.

BIN
PCIexpress_x2_full/PCIexpress_x2_full-backups/PCIexpress_x2_full-2025-05-17_191234.zip Normal file
View File

Binary file not shown.

BIN
PCIexpress_x2_full/PCIexpress_x2_full-backups/PCIexpress_x2_full-2025-05-17_194943.zip Normal file
View File

Binary file not shown.

BIN
PCIexpress_x2_full/PCIexpress_x2_full-backups/PCIexpress_x2_full-2025-05-17_195612.zip Normal file
View File

Binary file not shown.

BIN
PCIexpress_x2_full/PCIexpress_x2_full-backups/PCIexpress_x2_full-2025-05-17_200139.zip Normal file
View File

Binary file not shown.

0
Templates/PCIexpress_x2_full/PCIexpress_x2_full.kicad_pcb → PCIexpress_x2_full/PCIexpress_x2_full.kicad_pcb
View File

136
PCIexpress_x2_full/PCIexpress_x2_full.kicad_prl Normal file
View File

@ -0,0 +1,136 @@
{
"board": {
"active_layer": 0,
"active_layer_preset": "All Layers",
"auto_track_width": true,
"hidden_netclasses": [],
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"images": 0.6,
"pads": 1.0,
"shapes": 1.0,
"tracks": 1.0,
"vias": 1.0,
"zones": 0.6
},
"selection_filter": {
"dimensions": true,
"footprints": true,
"graphics": true,
"keepouts": true,
"lockedItems": false,
"otherItems": true,
"pads": true,
"text": true,
"tracks": true,
"vias": true,
"zones": true
},
"visible_items": [
"vias",
"footprint_text",
"footprint_anchors",
"ratsnest",
"grid",
"footprints_front",
"footprints_back",
"footprint_values",
"footprint_references",
"tracks",
"drc_errors",
"drawing_sheet",
"bitmaps",
"pads",
"zones",
"drc_warnings",
"locked_item_shadows",
"conflict_shadows",
"shapes"
],
"visible_layers": "ffffffff_ffffffff_ffffffff_ffffffff",
"zone_display_mode": 0
},
"git": {
"repo_type": "",
"repo_username": "",
"ssh_key": ""
},
"meta": {
"filename": "PCIexpress_x2_full.kicad_prl",
"version": 5
},
"net_inspector_panel": {
"col_hidden": [
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false
],
"col_order": [
0,
1,
2,
3,
4,
5,
6,
7,
8,
9,
10,
11
],
"col_widths": [
162,
147,
91,
67,
91,
91,
91,
71,
91,
91,
91,
91
],
"custom_group_rules": [],
"expanded_rows": [],
"filter_by_net_name": true,
"filter_by_netclass": true,
"filter_text": "",
"group_by_constraint": false,
"group_by_netclass": false,
"show_unconnected_nets": false,
"show_zero_pad_nets": false,
"sort_ascending": true,
"sorting_column": 0
},
"open_jobsets": [],
"project": {
"files": []
},
"schematic": {
"selection_filter": {
"graphics": true,
"images": true,
"labels": true,
"lockedItems": false,
"otherItems": true,
"pins": true,
"symbols": true,
"text": true,
"wires": true
}
}
}

0
Templates/PCIexpress_x2_full/PCIexpress_x2_full.kicad_pro → PCIexpress_x2_full/PCIexpress_x2_full.kicad_pro
View File

0
Templates/PCIexpress_x2_full/PCIexpress_x2_full.kicad_sch → PCIexpress_x2_full/PCIexpress_x2_full.kicad_sch
View File

0
Templates/PCIexpress_x2_full/decap.kicad_sch → PCIexpress_x2_full/decap.kicad_sch
View File

0
Templates/PCIexpress_x2_full/term.kicad_sch → PCIexpress_x2_full/term.kicad_sch
View File

0
Templates/PCIexpress_x2_half/.gitignore → PCIexpress_x2_half/.gitignore vendored
View File

0
Templates/PCIexpress_x2_half/PCIexpress_connector.kicad_sch → PCIexpress_x2_half/PCIexpress_connector.kicad_sch
View File

BIN
PCIexpress_x2_half/PCIexpress_x2_half-backups/PCIexpress_x2_half-2025-05-17_191614.zip Normal file
View File

Binary file not shown.

BIN
PCIexpress_x2_half/PCIexpress_x2_half-backups/PCIexpress_x2_half-2025-05-17_193035.zip Normal file
View File

Binary file not shown.

BIN
PCIexpress_x2_half/PCIexpress_x2_half-backups/PCIexpress_x2_half-2025-05-17_194230.zip Normal file
View File

Binary file not shown.

BIN
PCIexpress_x2_half/PCIexpress_x2_half-backups/PCIexpress_x2_half-2025-05-17_195743.zip Normal file
View File

Binary file not shown.

0
Templates/PCIexpress_x2_half/PCIexpress_x2_half.kicad_pcb → PCIexpress_x2_half/PCIexpress_x2_half.kicad_pcb
View File

136
PCIexpress_x2_half/PCIexpress_x2_half.kicad_prl Normal file
View File

@ -0,0 +1,136 @@
{
"board": {
"active_layer": 35,
"active_layer_preset": "All Layers",
"auto_track_width": true,
"hidden_netclasses": [],
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"images": 0.6,
"pads": 1.0,
"shapes": 1.0,
"tracks": 1.0,
"vias": 1.0,
"zones": 0.6
},
"selection_filter": {
"dimensions": true,
"footprints": true,
"graphics": true,
"keepouts": true,
"lockedItems": false,
"otherItems": true,
"pads": true,
"text": true,
"tracks": true,
"vias": true,
"zones": true
},
"visible_items": [
"vias",
"footprint_text",
"footprint_anchors",
"ratsnest",
"grid",
"footprints_front",
"footprints_back",
"footprint_values",
"footprint_references",
"tracks",
"drc_errors",
"drawing_sheet",
"bitmaps",
"pads",
"zones",
"drc_warnings",
"locked_item_shadows",
"conflict_shadows",
"shapes"
],
"visible_layers": "ffffffff_ffffffff_ffffffff_ffffffff",
"zone_display_mode": 0
},
"git": {
"repo_type": "",
"repo_username": "",
"ssh_key": ""
},
"meta": {
"filename": "PCIexpress_x2_half.kicad_prl",
"version": 5
},
"net_inspector_panel": {
"col_hidden": [
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false
],
"col_order": [
0,
1,
2,
3,
4,
5,
6,
7,
8,
9,
10,
11
],
"col_widths": [
162,
147,
91,
67,
91,
91,
91,
71,
91,
91,
91,
91
],
"custom_group_rules": [],
"expanded_rows": [],
"filter_by_net_name": true,
"filter_by_netclass": true,
"filter_text": "",
"group_by_constraint": false,
"group_by_netclass": false,
"show_unconnected_nets": false,
"show_zero_pad_nets": false,
"sort_ascending": true,
"sorting_column": 0
},
"open_jobsets": [],
"project": {
"files": []
},
"schematic": {
"selection_filter": {
"graphics": true,
"images": true,
"labels": true,
"lockedItems": false,
"otherItems": true,
"pins": true,
"symbols": true,
"text": true,
"wires": true
}
}
}

0
Templates/PCIexpress_x2_half/PCIexpress_x2_half.kicad_pro → PCIexpress_x2_half/PCIexpress_x2_half.kicad_pro
View File

0
Templates/PCIexpress_x2_half/PCIexpress_x2_half.kicad_sch → PCIexpress_x2_half/PCIexpress_x2_half.kicad_sch
View File

0
Templates/PCIexpress_x2_half/decap.kicad_sch → PCIexpress_x2_half/decap.kicad_sch
View File

Some files were not shown because too many files have changed in this diff Show More