mirror of
https://github.com/holub/mame
synced 2025-06-24 05:17:04 +03:00
mips1: undocumented behaviour (nw)
This commit is contained in:
parent
cbb3262e2a
commit
23a5e12303
@ -383,7 +383,18 @@ void mips1core_device_base::execute_run()
|
|||||||
}
|
}
|
||||||
break;
|
break;
|
||||||
case 0x01: // REGIMM
|
case 0x01: // REGIMM
|
||||||
switch (RTREG)
|
/*
|
||||||
|
* Hardware testing has established that MIPS-1 processors do
|
||||||
|
* not decode bit 17 of REGIMM format instructions. This bit is
|
||||||
|
* used to add the "branch likely" instructions for MIPS-2 and
|
||||||
|
* later architectures.
|
||||||
|
*
|
||||||
|
* IRIX 5.3 inst(1M) uses this behaviour to distinguish MIPS-1
|
||||||
|
* from MIPS-2 processors; the latter nullify the delay slot
|
||||||
|
* instruction if the branch is not taken, whereas the former
|
||||||
|
* execute the delay slot instruction regardless.
|
||||||
|
*/
|
||||||
|
switch (RTREG & 0x1d)
|
||||||
{
|
{
|
||||||
case 0x00: // BLTZ
|
case 0x00: // BLTZ
|
||||||
if (s32(m_r[RSREG]) < 0)
|
if (s32(m_r[RSREG]) < 0)
|
||||||
|
Loading…
Reference in New Issue
Block a user