Sprinter/mame
2
0
Fork 0
mirror of https://github.com/holub/mame synced 2025-05-22 13:48:55 +03:00
Code Issues Actions 6 Packages Projects Releases Wiki Activity

Cleanups and version bump.

Browse Source
This commit is contained in:
Aaron Giles 2009-04-16 07:48:39 +00:00
parent 49bc4d3ac2
commit 25ba9bfc08
5 changed files with 23 additions and 23 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
src/mame/drivers/roul.c
View File

@ -8,22 +8,22 @@ TO DO:
- sound - sound
- input - input
Has 36 pin Cherry master looking edge connector Has 36 pin Cherry master looking edge connector
.u12 2764 stickered 1 .u12 2764 stickered 1
.u19 27256 stickered 2 .u19 27256 stickered 2
.u15 tibpal16l8-25 (checksum was 0) .u15 tibpal16l8-25 (checksum was 0)
.u56 tibpal16l8-25 (checksum was 0) .u56 tibpal16l8-25 (checksum was 0)
.u38 82s123 .u38 82s123
.u53 82s123 .u53 82s123
Z80 x2 Z80 x2
Altera Ep1810LC-45 Altera Ep1810LC-45
20.000 MHz crystal 20.000 MHz crystal
video 464p10 x4 (board silcksreeend 4416) video 464p10 x4 (board silcksreeend 4416)
AY-3-8912A AY-3-8912A
ROM text showed SUPER LUCKY ROULETTE LEISURE ENT ROM text showed SUPER LUCKY ROULETTE LEISURE ENT
*/ */
#include "driver.h" #include "driver.h"
@ -75,8 +75,8 @@ static WRITE8_HANDLER( testfx_w )
/* /*
static READ8_HANDLER( test_r ) static READ8_HANDLER( test_r )
{ {
logerror("Read unknown port $f5 at %04x\n",cpu_get_pc(space->cpu)); logerror("Read unknown port $f5 at %04x\n",cpu_get_pc(space->cpu));
return mame_rand(space->machine) & 0x00ff; return mame_rand(space->machine) & 0x00ff;
} }
*/ */

2
src/mame/video/dc.c
View File

@ -1382,7 +1382,7 @@ static TIMER_CALLBACK(hbin)
dc_sysctrl_regs[SB_ISTNRM] |= IST_HBL_IN; // H Blank-in interrupt dc_sysctrl_regs[SB_ISTNRM] |= IST_HBL_IN; // H Blank-in interrupt
dc_update_interrupt_status(machine); dc_update_interrupt_status(machine);
// printf("hbin on scanline %d\n",scanline); // printf("hbin on scanline %d\n",scanline);
scanline++; scanline++;

6
src/mame/video/ninjakd2.c
View File

@ -394,14 +394,14 @@ static void draw_sprites(running_machine* const machine, bitmap_t* const bitmap)
for (x = 0; x <= big; ++x) for (x = 0; x <= big; ++x)
{ {
int const tile = code ^ (x << big_xshift) ^ (y << big_yshift); int const tile = code ^ (x << big_xshift) ^ (y << big_yshift);
drawgfx(bitmap, gfx, drawgfx(bitmap, gfx,
tile, tile,
color, color,
flipx,flipy, flipx,flipy,
sx + 16*x, sy + 16*y, sx + 16*x, sy + 16*y,
0, TRANSPARENCY_PEN, 15); 0, TRANSPARENCY_PEN, 15);
++sprites_drawn; ++sprites_drawn;
if (sprites_drawn >= 96) if (sprites_drawn >= 96)
return; return;
@ -436,7 +436,7 @@ static void erase_sprites(running_machine* const machine, bitmap_t* const bitmap
for (x = 0; x < sp_bitmap->width; ++x) for (x = 0; x < sp_bitmap->width; ++x)
{ {
UINT16* const ptr = BITMAP_ADDR16(sp_bitmap, y, x); UINT16* const ptr = BITMAP_ADDR16(sp_bitmap, y, x);
if ( (*ptr & 0xf0) == stencil_palette ) { *ptr = 15; } if ( (*ptr & 0xf0) == stencil_palette ) { *ptr = 15; }
////// Before modified, clears palettes 0-B and F, and leaves C-E on screen ////// Before modified, clears palettes 0-B and F, and leaves C-E on screen
////// But I'm sure "Ninja Kid II" clears F, and leaves 0-E ////// But I'm sure "Ninja Kid II" clears F, and leaves 0-E

10
src/mame/video/system1.c
View File

@ -246,19 +246,19 @@ WRITE8_HANDLER( system1_sprite_collision_reset_w )
* Video RAM access * Video RAM access
* *
*************************************/ *************************************/
INLINE void videoram_wait_states(const device_config *cpu) INLINE void videoram_wait_states(const device_config *cpu)
{ {
/* The main Z80's CPU clock is halted whenever an access to VRAM happens, /* The main Z80's CPU clock is halted whenever an access to VRAM happens,
and is only restarted by the FIXST signal, which occurs once every and is only restarted by the FIXST signal, which occurs once every
'n' pixel clocks. 'n' is determined by the horizontal control PAL. */ 'n' pixel clocks. 'n' is determined by the horizontal control PAL. */
/* this assumes 4 5MHz pixel clocks per FIXST, or 8*4 20MHz CPU clocks, /* this assumes 4 5MHz pixel clocks per FIXST, or 8*4 20MHz CPU clocks,
and is based on a dump of 315-5137 */ and is based on a dump of 315-5137 */
const UINT32 cpu_cycles_per_fixst = 4 * 4; const UINT32 cpu_cycles_per_fixst = 4 * 4;
const UINT32 fixst_offset = 2 * 4; const UINT32 fixst_offset = 2 * 4;
UINT32 cycles_until_next_fixst = cpu_cycles_per_fixst - ((cpu_get_total_cycles(cpu) - fixst_offset) % cpu_cycles_per_fixst); UINT32 cycles_until_next_fixst = cpu_cycles_per_fixst - ((cpu_get_total_cycles(cpu) - fixst_offset) % cpu_cycles_per_fixst);
cpu_adjust_icount(cpu, -cycles_until_next_fixst); cpu_adjust_icount(cpu, -cycles_until_next_fixst);
} }

2
src/version.c
View File

@ -9,4 +9,4 @@
***************************************************************************/ ***************************************************************************/
const char build_version[] = "0.130u3 ("__DATE__")"; const char build_version[] = "0.130u4 ("__DATE__")";