Sprinter/mame
2
0
Fork 0
mirror of https://github.com/holub/mame synced 2025-04-26 18:23:08 +03:00
Code Issues Actions 29 Packages Projects Releases Wiki Activity

Oops, should have been using SETc versus GETFLGS in this case.

Browse Source
This commit is contained in:
Aaron Giles 2008-07-29 05:52:05 +00:00
parent 5333fe1fb3
commit 25e1504511
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/emu/cpu/sh2/sh2drc.c
View File

@ -2215,7 +2215,7 @@ static int generate_group_3(drcuml_block *block, compiler_state *compiler, const
case 10: // SUBC(Rm, Rn); case 10: // SUBC(Rm, Rn);
UML_CARRY(block, MEM(&sh2->sr), IMM(0)); // carry = T (T is bit 0 of SR) UML_CARRY(block, MEM(&sh2->sr), IMM(0)); // carry = T (T is bit 0 of SR)
UML_SUBB(block, R32(Rn), R32(Rn), R32(Rm)); // addc Rn, Rn, Rm UML_SUBB(block, R32(Rn), R32(Rn), R32(Rm)); // addc Rn, Rn, Rm
UML_GETFLGS(block, IREG(0), DRCUML_FLAG_C); // getflgs i0, C UML_SETc(block, IF_C, IREG(0)); // setc i0, C
UML_ROLINS(block, MEM(&sh2->sr), IREG(0), IMM(0), IMM(T)); // rolins sr,i0,0,T UML_ROLINS(block, MEM(&sh2->sr), IREG(0), IMM(0), IMM(T)); // rolins sr,i0,0,T
return TRUE; return TRUE;
break; break;
@ -2223,7 +2223,7 @@ static int generate_group_3(drcuml_block *block, compiler_state *compiler, const
case 11: // SUBV(Rm, Rn); case 11: // SUBV(Rm, Rn);
#if ADDSUBV_DIRECT #if ADDSUBV_DIRECT
UML_SUB(block, R32(Rn), R32(Rn), R32(Rm)); // sub Rn, Rn, Rm UML_SUB(block, R32(Rn), R32(Rn), R32(Rm)); // sub Rn, Rn, Rm
UML_GETFLGS(block, IREG(0), DRCUML_FLAG_V); // getflgs i0,V UML_SETc(block, IF_V, IREG(0)); // setc i0, V
UML_ROLINS(block, MEM(&sh2->sr), IREG(0), IMM(0), IMM(T)); // rolins [sr],i0,0,T UML_ROLINS(block, MEM(&sh2->sr), IREG(0), IMM(0), IMM(T)); // rolins [sr],i0,0,T
#else #else
save_fast_iregs(block); save_fast_iregs(block);
@ -2236,7 +2236,7 @@ static int generate_group_3(drcuml_block *block, compiler_state *compiler, const
case 14: // ADDC(Rm, Rn); case 14: // ADDC(Rm, Rn);
UML_CARRY(block, MEM(&sh2->sr), IMM(0)); // carry = T (T is bit 0 of SR) UML_CARRY(block, MEM(&sh2->sr), IMM(0)); // carry = T (T is bit 0 of SR)
UML_ADDC(block, R32(Rn), R32(Rn), R32(Rm)); // addc Rn, Rn, Rm UML_ADDC(block, R32(Rn), R32(Rn), R32(Rm)); // addc Rn, Rn, Rm
UML_GETFLGS(block, IREG(0), DRCUML_FLAG_C); // getflgs i0, C UML_SETc(block, IF_C, IREG(0)); // setc i0, C
UML_ROLINS(block, MEM(&sh2->sr), IREG(0), IMM(0), IMM(T)); // rolins sr,i0,0,T UML_ROLINS(block, MEM(&sh2->sr), IREG(0), IMM(0), IMM(T)); // rolins sr,i0,0,T
return TRUE; return TRUE;
break; break;
@ -2244,7 +2244,7 @@ static int generate_group_3(drcuml_block *block, compiler_state *compiler, const
case 15: // ADDV(Rm, Rn); case 15: // ADDV(Rm, Rn);
#if ADDSUBV_DIRECT #if ADDSUBV_DIRECT
UML_ADD(block, R32(Rn), R32(Rn), R32(Rm)); // add Rn, Rn, Rm UML_ADD(block, R32(Rn), R32(Rn), R32(Rm)); // add Rn, Rn, Rm
UML_GETFLGS(block, IREG(0), DRCUML_FLAG_V); // getflgs i0,V UML_SETc(block, IF_V, IREG(0)); // setc i0, V
UML_ROLINS(block, MEM(&sh2->sr), IREG(0), IMM(0), IMM(T)); // rolins [sr],i0,0,T UML_ROLINS(block, MEM(&sh2->sr), IREG(0), IMM(0), IMM(T)); // rolins [sr],i0,0,T
#else #else
save_fast_iregs(block); save_fast_iregs(block);