Cleanups and version bump.

This commit is contained in:
Aaron Giles 2010-10-14 07:04:16 +00:00
parent ec6298ad89
commit 3e621b169b
57 changed files with 425 additions and 425 deletions

View File

@ -1,6 +1,6 @@
/* /*
m68kmmu.h - PMMU implementation for 68851/68030/68040 m68kmmu.h - PMMU implementation for 68851/68030/68040
HMMU implementation for 68020 (II and LC variants) HMMU implementation for 68020 (II and LC variants)
By R. Belmont By R. Belmont
@ -81,7 +81,7 @@ void pmmu_atc_add(m68ki_cpu_core *m68k, UINT32 logical, UINT32 physical)
// if tag bits and function code match, don't add // if tag bits and function code match, don't add
if (((m68k->mmu_atc_tag[i] & 0xffffff) == (logical>>8)) && (((m68k->mmu_atc_tag[i]>>24) & 7) == curfc)) if (((m68k->mmu_atc_tag[i] & 0xffffff) == (logical>>8)) && (((m68k->mmu_atc_tag[i]>>24) & 7) == curfc))
{ {
return; return;
} }
} }
@ -108,7 +108,7 @@ void pmmu_atc_add(m68ki_cpu_core *m68k, UINT32 logical, UINT32 physical)
} }
// add the entry // add the entry
// logerror("ATC[%d] add: log %08x -> phys %08x\n", found, logical, physical); // logerror("ATC[%d] add: log %08x -> phys %08x\n", found, logical, physical);
m68k->mmu_atc_tag[found] = (logical>>8) | (curfc<<24) | 0x80000000; m68k->mmu_atc_tag[found] = (logical>>8) | (curfc<<24) | 0x80000000;
m68k->mmu_atc_data[found] = (physical>>8); m68k->mmu_atc_data[found] = (physical>>8);
} }
@ -139,7 +139,7 @@ INLINE UINT32 pmmu_translate_addr(m68ki_cpu_core *m68k, UINT32 addr_in)
UINT32 root_aptr, root_limit, tofs, is, abits, bbits, cbits; UINT32 root_aptr, root_limit, tofs, is, abits, bbits, cbits;
UINT32 resolved, tptr, shift; UINT32 resolved, tptr, shift;
int curfc, i; int curfc, i;
// int verbose = 0; // int verbose = 0;
resolved = 0; resolved = 0;
addr_out = addr_in; addr_out = addr_in;
@ -154,12 +154,12 @@ INLINE UINT32 pmmu_translate_addr(m68ki_cpu_core *m68k, UINT32 addr_in)
if (((m68k->mmu_atc_tag[i] & 0xffffff) == (addr_in>>8)) && (((m68k->mmu_atc_tag[i]>>24) & 7) == curfc)) if (((m68k->mmu_atc_tag[i] & 0xffffff) == (addr_in>>8)) && (((m68k->mmu_atc_tag[i]>>24) & 7) == curfc))
{ {
addr_out = (m68k->mmu_atc_data[i]<<8) | (addr_in & 0xff); addr_out = (m68k->mmu_atc_data[i]<<8) | (addr_in & 0xff);
// logerror("ATC[%d] hit: log %08x -> phys %08x\n", i, addr_in, addr_out); // logerror("ATC[%d] hit: log %08x -> phys %08x\n", i, addr_in, addr_out);
return addr_out; return addr_out;
} }
} }
// if (addr_in == 0x5fa04c) verbose = 1; // if (addr_in == 0x5fa04c) verbose = 1;
// if SRP is enabled and we're in supervisor mode, use it // if SRP is enabled and we're in supervisor mode, use it
if ((m68k->mmu_tc & 0x02000000) && (m68ki_get_sr(m68k) & 0x2000)) if ((m68k->mmu_tc & 0x02000000) && (m68ki_get_sr(m68k) & 0x2000))
@ -196,10 +196,10 @@ INLINE UINT32 pmmu_translate_addr(m68ki_cpu_core *m68k, UINT32 addr_in)
case 2: // valid 4 byte descriptors case 2: // valid 4 byte descriptors
tofs *= 4; tofs *= 4;
// if (verbose) logerror("PMMU: reading table A entry at %08x\n", tofs + (root_aptr & 0xfffffffc)); // if (verbose) logerror("PMMU: reading table A entry at %08x\n", tofs + (root_aptr & 0xfffffffc));
tbl_entry = m68k->program->read_dword(tofs + (root_aptr & 0xfffffffc)); tbl_entry = m68k->program->read_dword(tofs + (root_aptr & 0xfffffffc));
tamode = tbl_entry & 3; tamode = tbl_entry & 3;
// if (verbose) logerror("PMMU: addr %08x entry %08x mode %x tofs %x\n", addr_in, tbl_entry, tamode, tofs); // if (verbose) logerror("PMMU: addr %08x entry %08x mode %x tofs %x\n", addr_in, tbl_entry, tamode, tofs);
break; break;
case 3: // valid 8 byte descriptors case 3: // valid 8 byte descriptors
@ -356,7 +356,7 @@ void m68881_mmu_ops(m68ki_cpu_core *m68k)
ptmp = pmmu_translate_addr(m68k, ltmp); ptmp = pmmu_translate_addr(m68k, ltmp);
} }
// logerror("680x0: PLOADing ATC with logical %08x => phys %08x\n", ltmp, ptmp); // logerror("680x0: PLOADing ATC with logical %08x => phys %08x\n", ltmp, ptmp);
pmmu_atc_add(m68k, ltmp, ptmp); pmmu_atc_add(m68k, ltmp, ptmp);
return; return;
@ -419,7 +419,7 @@ void m68881_mmu_ops(m68ki_cpu_core *m68k)
{ {
case 0: case 0:
{ {
UINT32 temp = READ_EA_32(m68k, ea); UINT32 temp = READ_EA_32(m68k, ea);
if (((modes>>10) & 7) == 2) if (((modes>>10) & 7) == 2)
{ {
@ -441,17 +441,17 @@ void m68881_mmu_ops(m68ki_cpu_core *m68k)
{ {
case 0: // translation control register case 0: // translation control register
m68k->mmu_tc = READ_EA_32(m68k, ea); m68k->mmu_tc = READ_EA_32(m68k, ea);
// logerror("PMMU: TC = %08x\n", m68k->mmu_tc); // logerror("PMMU: TC = %08x\n", m68k->mmu_tc);
if (m68k->mmu_tc & 0x80000000) if (m68k->mmu_tc & 0x80000000)
{ {
m68k->pmmu_enabled = 1; m68k->pmmu_enabled = 1;
// logerror("PMMU enabled\n"); // logerror("PMMU enabled\n");
} }
else else
{ {
m68k->pmmu_enabled = 0; m68k->pmmu_enabled = 0;
// logerror("PMMU disabled\n"); // logerror("PMMU disabled\n");
} }
if (!(modes & 0x100)) // flush ATC on moves to TC, SRP, CRP with FD bit clear if (!(modes & 0x100)) // flush ATC on moves to TC, SRP, CRP with FD bit clear
@ -464,7 +464,7 @@ void m68881_mmu_ops(m68ki_cpu_core *m68k)
temp64 = READ_EA_64(m68k, ea); temp64 = READ_EA_64(m68k, ea);
m68k->mmu_srp_limit = (temp64>>32) & 0xffffffff; m68k->mmu_srp_limit = (temp64>>32) & 0xffffffff;
m68k->mmu_srp_aptr = temp64 & 0xffffffff; m68k->mmu_srp_aptr = temp64 & 0xffffffff;
// logerror("PMMU: SRP limit = %08x aptr = %08x\n", m68k->mmu_srp_limit, m68k->mmu_srp_aptr); // logerror("PMMU: SRP limit = %08x aptr = %08x\n", m68k->mmu_srp_limit, m68k->mmu_srp_aptr);
if (!(modes & 0x100)) if (!(modes & 0x100))
{ {
pmmu_atc_flush(m68k); pmmu_atc_flush(m68k);
@ -475,7 +475,7 @@ void m68881_mmu_ops(m68ki_cpu_core *m68k)
temp64 = READ_EA_64(m68k, ea); temp64 = READ_EA_64(m68k, ea);
m68k->mmu_crp_limit = (temp64>>32) & 0xffffffff; m68k->mmu_crp_limit = (temp64>>32) & 0xffffffff;
m68k->mmu_crp_aptr = temp64 & 0xffffffff; m68k->mmu_crp_aptr = temp64 & 0xffffffff;
// logerror("PMMU: CRP limit = %08x aptr = %08x\n", m68k->mmu_crp_limit, m68k->mmu_crp_aptr); // logerror("PMMU: CRP limit = %08x aptr = %08x\n", m68k->mmu_crp_limit, m68k->mmu_crp_aptr);
if (!(modes & 0x100)) if (!(modes & 0x100))
{ {
pmmu_atc_flush(m68k); pmmu_atc_flush(m68k);
@ -490,7 +490,7 @@ void m68881_mmu_ops(m68ki_cpu_core *m68k)
case 3: // MMU status case 3: // MMU status
{ {
UINT32 temp = READ_EA_32(m68k, ea); UINT32 temp = READ_EA_32(m68k, ea);
logerror("680x0: unsupported PMOVE %x to MMU status, PC %x\n", temp, m68k->pc); logerror("680x0: unsupported PMOVE %x to MMU status, PC %x\n", temp, m68k->pc);
} }
break; break;

View File

@ -170,7 +170,7 @@ void sh2_notify_dma_data_available(running_device *device)
if (sh2->dma_timer_active[dma]==2) // 2 = stalled if (sh2->dma_timer_active[dma]==2) // 2 = stalled
{ {
// printf("resuming stalled dma\n"); // printf("resuming stalled dma\n");
sh2->dma_timer_active[dma]=1; sh2->dma_timer_active[dma]=1;
timer_adjust_oneshot(sh2->dma_current_active_timer[dma], attotime_zero, dma); timer_adjust_oneshot(sh2->dma_current_active_timer[dma], attotime_zero, dma);
} }
@ -394,8 +394,8 @@ void sh2_do_dma(sh2_state *sh2, int dma)
} }
else // the dma is complete else // the dma is complete
{ {
// int dma = param & 1; // int dma = param & 1;
// sh2_state *sh2 = (sh2_state *)ptr; // sh2_state *sh2 = (sh2_state *)ptr;
// fever soccer uses cycle-stealing mode, resume the CPU now DMA has finished // fever soccer uses cycle-stealing mode, resume the CPU now DMA has finished
if (sh2->active_dma_steal[dma]) if (sh2->active_dma_steal[dma])

View File

@ -105,8 +105,8 @@ protected:
address_space * m_sram; address_space * m_sram;
address_space * m_e2prom; address_space * m_e2prom;
bool m_store; bool m_store;
bool m_array_recall; bool m_array_recall;
}; };

View File

@ -12,7 +12,7 @@
- Only memory to memory is tested! - Only memory to memory is tested!
TODO: TODO:
- reset command (C3) is handled improperly - reset command (C3) is handled improperly
- rewrite to match documentation - rewrite to match documentation
- implement missing features - implement missing features
- implement more asserts - implement more asserts

View File

@ -2025,7 +2025,7 @@ void render_target::config_load(xml_data_node &targetnode)
//------------------------------------------------- //-------------------------------------------------
// config_save - save our configuration, or // config_save - save our configuration, or
// return false if we are the same as the default // return false if we are the same as the default
//------------------------------------------------- //-------------------------------------------------
bool render_target::config_save(xml_data_node &targetnode) bool render_target::config_save(xml_data_node &targetnode)

View File

@ -114,13 +114,13 @@ const UINT8 RENDER_CREATE_HIDDEN = 0x04; // don't make this target visible
// layer config masks // layer config masks
const UINT8 LAYER_CONFIG_ENABLE_BACKDROP = 0x01; // enable backdrop layers const UINT8 LAYER_CONFIG_ENABLE_BACKDROP = 0x01; // enable backdrop layers
const UINT8 LAYER_CONFIG_ENABLE_OVERLAY = 0x02; // enable overlay layers const UINT8 LAYER_CONFIG_ENABLE_OVERLAY = 0x02; // enable overlay layers
const UINT8 LAYER_CONFIG_ENABLE_BEZEL = 0x04; // enable bezel layers const UINT8 LAYER_CONFIG_ENABLE_BEZEL = 0x04; // enable bezel layers
const UINT8 LAYER_CONFIG_ZOOM_TO_SCREEN = 0x08; // zoom to screen area by default const UINT8 LAYER_CONFIG_ZOOM_TO_SCREEN = 0x08; // zoom to screen area by default
const UINT8 LAYER_CONFIG_ENABLE_SCREEN_OVERLAY = 0x10; // enable screen overlays const UINT8 LAYER_CONFIG_ENABLE_SCREEN_OVERLAY = 0x10; // enable screen overlays
const UINT8 LAYER_CONFIG_DEFAULT = (LAYER_CONFIG_ENABLE_BACKDROP | const UINT8 LAYER_CONFIG_DEFAULT = (LAYER_CONFIG_ENABLE_BACKDROP |
LAYER_CONFIG_ENABLE_OVERLAY | LAYER_CONFIG_ENABLE_OVERLAY |
LAYER_CONFIG_ENABLE_BEZEL | LAYER_CONFIG_ENABLE_BEZEL |
LAYER_CONFIG_ENABLE_SCREEN_OVERLAY); LAYER_CONFIG_ENABLE_SCREEN_OVERLAY);
@ -320,13 +320,13 @@ private:
}; };
// internal state // internal state
simple_list<render_primitive> m_primlist; // list of primitives simple_list<render_primitive> m_primlist; // list of primitives
simple_list<reference> m_reflist; // list of references simple_list<reference> m_reflist; // list of references
fixed_allocator<render_primitive> m_primitive_allocator;// allocator for primitives fixed_allocator<render_primitive> m_primitive_allocator;// allocator for primitives
fixed_allocator<reference> m_reference_allocator; // allocator for references fixed_allocator<reference> m_reference_allocator; // allocator for references
osd_lock * m_lock; // lock to protect list accesses osd_lock * m_lock; // lock to protect list accesses
}; };
@ -495,8 +495,8 @@ private:
// internal state // internal state
render_container * m_next; // the next container in the list render_container * m_next; // the next container in the list
render_manager & m_manager; // reference back to the owning manager render_manager & m_manager; // reference back to the owning manager
simple_list<item> m_itemlist; // head of the item list simple_list<item> m_itemlist; // head of the item list
fixed_allocator<item> m_item_allocator; // free container items fixed_allocator<item> m_item_allocator; // free container items
screen_device * m_screen; // the screen device screen_device * m_screen; // the screen device
user_settings m_user; // user settings user_settings m_user; // user settings
bitmap_t * m_overlaybitmap; // overlay bitmap bitmap_t * m_overlaybitmap; // overlay bitmap
@ -608,7 +608,7 @@ private:
layout_view * m_curview; // current view layout_view * m_curview; // current view
layout_file * m_filelist; // list of layout files layout_file * m_filelist; // list of layout files
UINT32 m_flags; // creation flags UINT32 m_flags; // creation flags
render_primitive_list m_primlist[NUM_PRIMLISTS]; // list of primitives render_primitive_list m_primlist[NUM_PRIMLISTS]; // list of primitives
int m_listindex; // index of next primlist to use int m_listindex; // index of next primlist to use
INT32 m_width; // width in pixels INT32 m_width; // width in pixels
INT32 m_height; // height in pixels INT32 m_height; // height in pixels
@ -622,9 +622,9 @@ private:
int m_base_layerconfig; // the layer configuration at the time of first frame int m_base_layerconfig; // the layer configuration at the time of first frame
int m_maxtexwidth; // maximum width of a texture int m_maxtexwidth; // maximum width of a texture
int m_maxtexheight; // maximum height of a texture int m_maxtexheight; // maximum height of a texture
simple_list<render_container> m_debug_containers; // list of debug containers simple_list<render_container> m_debug_containers; // list of debug containers
INT32 m_clear_extent_count; // number of clear extents INT32 m_clear_extent_count; // number of clear extents
INT32 m_clear_extents[MAX_CLEAR_EXTENTS]; // array of clear extents INT32 m_clear_extents[MAX_CLEAR_EXTENTS]; // array of clear extents
}; };
@ -686,7 +686,7 @@ private:
running_machine & m_machine; // reference back to the machine running_machine & m_machine; // reference back to the machine
// array of live targets // array of live targets
simple_list<render_target> m_targetlist; // list of targets simple_list<render_target> m_targetlist; // list of targets
render_target * m_ui_target; // current UI target render_target * m_ui_target; // current UI target
// texture lists // texture lists
@ -695,7 +695,7 @@ private:
// containers for the UI and for screens // containers for the UI and for screens
render_container * m_ui_container; // UI container render_container * m_ui_container; // UI container
simple_list<render_container> m_screen_container_list; // list of containers for the screen simple_list<render_container> m_screen_container_list; // list of containers for the screen
}; };

View File

@ -407,8 +407,8 @@ static TIMER_CALLBACK( sound_update )
/* play the result */ /* play the result */
if (finalmix_offset > 0) if (finalmix_offset > 0)
{ {
if (!global->nosound_mode) if (!global->nosound_mode)
osd_update_audio_stream(machine, finalmix, finalmix_offset / 2); osd_update_audio_stream(machine, finalmix, finalmix_offset / 2);
video_avi_add_sound(machine, finalmix, finalmix_offset / 2); video_avi_add_sound(machine, finalmix, finalmix_offset / 2);
if (global->wavfile != NULL) if (global->wavfile != NULL)
wav_add_data_16(global->wavfile, finalmix, finalmix_offset); wav_add_data_16(global->wavfile, finalmix, finalmix_offset);

View File

@ -231,7 +231,7 @@ void asc_device::stream_generate(stream_sample_t **inputs, stream_sample_t **out
if (halt) if (halt)
{ {
// m_regs[R_MODE-0x800] = 0; // m_regs[R_MODE-0x800] = 0;
} }
break; break;
@ -277,7 +277,7 @@ UINT8 asc_device::read(UINT16 offset)
{ {
UINT8 rv; UINT8 rv;
// printf("ASC: read at %x\n", offset); // printf("ASC: read at %x\n", offset);
// not sure what actually happens when the CPU reads the FIFO... // not sure what actually happens when the CPU reads the FIFO...
if (offset < 0x400) if (offset < 0x400)
@ -409,7 +409,7 @@ UINT8 asc_device::read(UINT16 offset)
void asc_device::write(UINT16 offset, UINT8 data) void asc_device::write(UINT16 offset, UINT8 data)
{ {
// printf("ASC: write %02x to %x\n", data, offset); // printf("ASC: write %02x to %x\n", data, offset);
if (offset < 0x400) if (offset < 0x400)
{ {
@ -475,7 +475,7 @@ void asc_device::write(UINT16 offset, UINT8 data)
} }
else else
{ {
// printf("ASC: %02x to %x (was %x)\n", data, offset, m_regs[offset-0x800]); // printf("ASC: %02x to %x (was %x)\n", data, offset, m_regs[offset-0x800]);
stream_update(m_stream); stream_update(m_stream);
switch (offset) switch (offset)
@ -491,7 +491,7 @@ void asc_device::write(UINT16 offset, UINT8 data)
break; break;
case R_WTCONTROL: case R_WTCONTROL:
// printf("One-shot wavetable %02x\n", data); // printf("One-shot wavetable %02x\n", data);
break; break;
case 0x811: case 0x811:

View File

@ -125,7 +125,7 @@
If you win some credits, you'll be on troubles due to unemulated hopper. If you win some credits, you'll be on troubles due to unemulated hopper.
Just discharge the credits one by one pressing quickly the door switch (O) Just discharge the credits one by one pressing quickly the door switch (O)
If you want to play without the hopper issues, just leave the door open (O). In this mode, If you want to play without the hopper issues, just leave the door open (O). In this mode,
the game is playable but doesn't contabilize in the meters. the game is playable but doesn't contabilize in the meters.
********************************************************************************* *********************************************************************************

View File

@ -491,7 +491,7 @@ static PALETTE_INIT( avt )
/* intensity component */ /* intensity component */
// inten = 1 - (color_prom[i] & 0x01); // inten = 1 - (color_prom[i] & 0x01);
inten = (color_prom[i] & 0x01); inten = (color_prom[i] & 0x01);
/* red component */ /* red component */
@ -522,7 +522,7 @@ static PALETTE_INIT( avt )
//static WRITE8_HANDLER( debug_w ) //static WRITE8_HANDLER( debug_w )
//{ //{
// popmessage("written : %02X", data); // popmessage("written : %02X", data);
//} //}
@ -541,12 +541,12 @@ ADDRESS_MAP_END
static ADDRESS_MAP_START( avt_portmap, ADDRESS_SPACE_IO, 8 ) static ADDRESS_MAP_START( avt_portmap, ADDRESS_SPACE_IO, 8 )
ADDRESS_MAP_GLOBAL_MASK(0xff) ADDRESS_MAP_GLOBAL_MASK(0xff)
// AM_RANGE(0x00, 0x03) unk, maybe IO // AM_RANGE(0x00, 0x03) unk, maybe IO
// AM_RANGE(0x00, 0x00) AM_READ_PORT("IN0") // AM_RANGE(0x00, 0x00) AM_READ_PORT("IN0")
// AM_RANGE(0x01, 0x01) AM_READ_PORT("IN1") // AM_RANGE(0x01, 0x01) AM_READ_PORT("IN1")
// AM_RANGE(0x08, 0x0b) unk, maybe IO // AM_RANGE(0x08, 0x0b) unk, maybe IO
// AM_RANGE(0x08, 0x08) AM_READ_PORT("IN2") // AM_RANGE(0x08, 0x08) AM_READ_PORT("IN2")
// AM_RANGE(0x09, 0x09) AM_READ_PORT("IN3") // AM_RANGE(0x09, 0x09) AM_READ_PORT("IN3")
AM_RANGE(0x21, 0x21) AM_DEVWRITE("aysnd", ay8910_data_w) /* AY8910 data */ AM_RANGE(0x21, 0x21) AM_DEVWRITE("aysnd", ay8910_data_w) /* AY8910 data */
AM_RANGE(0x23, 0x23) AM_DEVWRITE("aysnd", ay8910_address_w) /* AY8910 control */ AM_RANGE(0x23, 0x23) AM_DEVWRITE("aysnd", ay8910_address_w) /* AY8910 control */
AM_RANGE(0x28, 0x28) AM_DEVWRITE("crtc", mc6845_address_w) AM_RANGE(0x28, 0x28) AM_DEVWRITE("crtc", mc6845_address_w)
@ -802,7 +802,7 @@ static MACHINE_CONFIG_START( avt, driver_device )
MDRV_CPU_ADD("maincpu", Z80, CPU_CLOCK) /* guess */ MDRV_CPU_ADD("maincpu", Z80, CPU_CLOCK) /* guess */
MDRV_CPU_PROGRAM_MAP(avt_map) MDRV_CPU_PROGRAM_MAP(avt_map)
MDRV_CPU_IO_MAP(avt_portmap) MDRV_CPU_IO_MAP(avt_portmap)
// MDRV_CPU_VBLANK_INT("screen", nmi_line_pulse) // MDRV_CPU_VBLANK_INT("screen", nmi_line_pulse)
/* video hardware */ /* video hardware */
MDRV_SCREEN_ADD("screen", RASTER) MDRV_SCREEN_ADD("screen", RASTER)
@ -884,8 +884,8 @@ ROM_START( avtnfl )
ROM_LOAD( "u40-14.33", 0x4000, 0x2000, CRC(205910dd) SHA1(37fee06926e4dcd89ec6390b4914a852f12a9e25) ) ROM_LOAD( "u40-14.33", 0x4000, 0x2000, CRC(205910dd) SHA1(37fee06926e4dcd89ec6390b4914a852f12a9e25) )
/* GFX from Symbols for debugging purposes. /* GFX from Symbols for debugging purposes.
Original graphics are missing. Original graphics are missing.
*/ */
ROM_REGION( 0x6000, "gfx1", 0 ) ROM_REGION( 0x6000, "gfx1", 0 )
ROM_LOAD( "avtnfl.blu", 0x0000, 0x2000, BAD_DUMP CRC(ee07339b) SHA1(260ac4739c90efa60597bf815d12fb96cf5391ed) ) ROM_LOAD( "avtnfl.blu", 0x0000, 0x2000, BAD_DUMP CRC(ee07339b) SHA1(260ac4739c90efa60597bf815d12fb96cf5391ed) )
ROM_LOAD( "avtnfl.grn", 0x2000, 0x2000, BAD_DUMP CRC(1df023ac) SHA1(1919ddb835d525fd1843326de939af74693fc88a) ) ROM_LOAD( "avtnfl.grn", 0x2000, 0x2000, BAD_DUMP CRC(1df023ac) SHA1(1919ddb835d525fd1843326de939af74693fc88a) )

View File

@ -1,14 +1,14 @@
/*************************************************************************** /***************************************************************************
'High Rate DVD' HW (c) 1998 Nichibutsu 'High Rate DVD' HW (c) 1998 Nichibutsu
preliminary driver by Angelo Salese preliminary driver by Angelo Salese
TODO: TODO:
- fix h8 CPU core bugs, it trips various unhandled opcodes - fix h8 CPU core bugs, it trips various unhandled opcodes
- Implement DVD routing and YUV decoding; - Implement DVD routing and YUV decoding;
- V9958 timings are screwed, some places have missing gfxs. - V9958 timings are screwed, some places have missing gfxs.
- game timings seem busted either, could be due of missing DVD hook-up - game timings seem busted either, could be due of missing DVD hook-up
***************************************************************************/ ***************************************************************************/

View File

@ -852,12 +852,12 @@ static WRITE8_DEVICE_HANDLER( wcfalcon_snd_w )
if (wcfalcon_flag == 0) if (wcfalcon_flag == 0)
{ {
ay8910_data_address_w(device->machine->device("ay8910"), 0, data); ay8910_data_address_w(device->machine->device("ay8910"), 0, data);
// logerror("sound address: %02x %02x\n", data, wcfalcon_flag); // logerror("sound address: %02x %02x\n", data, wcfalcon_flag);
} }
else else
{ {
ay8910_data_address_w(device->machine->device("ay8910"), 1, data); ay8910_data_address_w(device->machine->device("ay8910"), 1, data);
// logerror("sound data: %02x %02x\n", data, wcfalcon_flag); // logerror("sound data: %02x %02x\n", data, wcfalcon_flag);
} }
wcfalcon_flag = wcfalcon_flag ^ 1; wcfalcon_flag = wcfalcon_flag ^ 1;
@ -1003,7 +1003,7 @@ static ADDRESS_MAP_START( witchcrd_falcon_map, ADDRESS_SPACE_PROGRAM, 8 )
ADDRESS_MAP_END ADDRESS_MAP_END
static ADDRESS_MAP_START( wildcard_map, ADDRESS_SPACE_PROGRAM, 8 ) static ADDRESS_MAP_START( wildcard_map, ADDRESS_SPACE_PROGRAM, 8 )
// ADDRESS_MAP_GLOBAL_MASK(0x7fff) // ADDRESS_MAP_GLOBAL_MASK(0x7fff)
AM_RANGE(0x0000, 0x07ff) AM_RAM AM_SHARE("nvram") /* battery backed RAM */ AM_RANGE(0x0000, 0x07ff) AM_RAM AM_SHARE("nvram") /* battery backed RAM */
AM_RANGE(0x0800, 0x0800) AM_DEVWRITE("crtc", mc6845_address_w) AM_RANGE(0x0800, 0x0800) AM_DEVWRITE("crtc", mc6845_address_w)
AM_RANGE(0x0801, 0x0801) AM_DEVREADWRITE("crtc", mc6845_register_r, mc6845_register_w) AM_RANGE(0x0801, 0x0801) AM_DEVREADWRITE("crtc", mc6845_register_r, mc6845_register_w)
@ -1038,7 +1038,7 @@ static ADDRESS_MAP_START( wildcrdb_map, ADDRESS_SPACE_PROGRAM, 8 )
ADDRESS_MAP_END ADDRESS_MAP_END
static ADDRESS_MAP_START( wildcrdb_mcu_map, ADDRESS_SPACE_PROGRAM, 8 ) static ADDRESS_MAP_START( wildcrdb_mcu_map, ADDRESS_SPACE_PROGRAM, 8 )
// ADDRESS_MAP_GLOBAL_MASK(0x3fff) // ADDRESS_MAP_GLOBAL_MASK(0x3fff)
AM_RANGE(0x0000, 0x0fff) AM_ROM AM_RANGE(0x0000, 0x0fff) AM_ROM
AM_RANGE(0x1000, 0x2fff) AM_RAM AM_RANGE(0x1000, 0x2fff) AM_RAM
ADDRESS_MAP_END ADDRESS_MAP_END
@ -2640,9 +2640,9 @@ static MACHINE_CONFIG_DERIVED( wildcard, goldnpkr_base )
MDRV_PIA6821_MODIFY("pia0", pottnpkr_pia0_intf) MDRV_PIA6821_MODIFY("pia0", pottnpkr_pia0_intf)
/* video hardware */ /* video hardware */
// MDRV_GFXDECODE(wildcard) // MDRV_GFXDECODE(wildcard)
MDRV_PALETTE_INIT(witchcrd) MDRV_PALETTE_INIT(witchcrd)
// MDRV_VIDEO_START(wildcard) // MDRV_VIDEO_START(wildcard)
/* sound hardware */ /* sound hardware */
MDRV_SPEAKER_STANDARD_MONO("mono") MDRV_SPEAKER_STANDARD_MONO("mono")
@ -2666,9 +2666,9 @@ static MACHINE_CONFIG_DERIVED( wildcrdb, goldnpkr_base )
MDRV_PIA6821_MODIFY("pia1", wcfalcon_pia1_intf) MDRV_PIA6821_MODIFY("pia1", wcfalcon_pia1_intf)
/* video hardware */ /* video hardware */
// MDRV_GFXDECODE(wildcard) // MDRV_GFXDECODE(wildcard)
MDRV_PALETTE_INIT(witchcrd) MDRV_PALETTE_INIT(witchcrd)
// MDRV_VIDEO_START(wildcard) // MDRV_VIDEO_START(wildcard)
/* sound hardware */ /* sound hardware */
MDRV_SPEAKER_STANDARD_MONO("mono") MDRV_SPEAKER_STANDARD_MONO("mono")
@ -3081,7 +3081,7 @@ ROM_START( witchcdg )
ROM_COPY( "gfx2", 0x2800, 0x2000, 0x0800 ) /* srctag, srcoffs, offset, length */ ROM_COPY( "gfx2", 0x2800, 0x2000, 0x0800 ) /* srctag, srcoffs, offset, length */
ROM_REGION( 0x0100, "proms", 0 ) ROM_REGION( 0x0100, "proms", 0 )
// ROM_LOAD( "82s129.7d", 0x0000, 0x0100, CRC(7f31066b) SHA1(15420780ec6b2870fc4539ec3afe4f0c58eedf12) ) /* original PCB PROM */ // ROM_LOAD( "82s129.7d", 0x0000, 0x0100, CRC(7f31066b) SHA1(15420780ec6b2870fc4539ec3afe4f0c58eedf12) ) /* original PCB PROM */
ROM_LOAD( "tbp24s10n.d2", 0x0000, 0x0100, BAD_DUMP CRC(3db3b9e0) SHA1(c956493d5d754665d214b416e6a473d73c22716c) ) ROM_LOAD( "tbp24s10n.d2", 0x0000, 0x0100, BAD_DUMP CRC(3db3b9e0) SHA1(c956493d5d754665d214b416e6a473d73c22716c) )
ROM_END ROM_END
@ -3532,8 +3532,8 @@ ROM_END
/********************************************* /*********************************************
Falcons Wild - Wild Card 1991. Falcons Wild - Wild Card 1991.
1992-1992 TVG D-6310 GRUENBERG. 1992-1992 TVG D-6310 GRUENBERG.
(bootleg in real Bonanza hardware). (bootleg in real Bonanza hardware).
dm74s287n.7d FIXED BITS (0000xxxx) dm74s287n.7d FIXED BITS (0000xxxx)
fw1.2a BADADDR x-xxxxxxxxxxx fw1.2a BADADDR x-xxxxxxxxxxx
@ -3613,7 +3613,7 @@ ROM_END
ROM_START( falcnwldb ) ROM_START( falcnwldb )
ROM_REGION( 0x10000, "maincpu", 0 ) /* Falcons Wild, Falcon original */ ROM_REGION( 0x10000, "maincpu", 0 ) /* Falcons Wild, Falcon original */
// ROM_LOAD( "nosticker.12a", 0x0000, 0x10000, CRC(54ae4a8a) SHA1(0507098b53d807059b78ec098203d095d19028f8) ) // ROM_LOAD( "nosticker.12a", 0x0000, 0x10000, CRC(54ae4a8a) SHA1(0507098b53d807059b78ec098203d095d19028f8) )
ROM_LOAD( "4.b6", 0x3000, 0x1000, CRC(88684a8f) SHA1(5ffa0808b502e93ddcb8f13929008aec2836a773) ) ROM_LOAD( "4.b6", 0x3000, 0x1000, CRC(88684a8f) SHA1(5ffa0808b502e93ddcb8f13929008aec2836a773) )
ROM_LOAD( "5.b8", 0x4000, 0x1000, CRC(aa5de05c) SHA1(98559b35c7c31a41b1818a6e60ec82f43a5d1b4a) ) ROM_LOAD( "5.b8", 0x4000, 0x1000, CRC(aa5de05c) SHA1(98559b35c7c31a41b1818a6e60ec82f43a5d1b4a) )
ROM_LOAD( "6-syncmod.b9", 0x5000, 0x1000, CRC(21cfa807) SHA1(ff908a5a43b3736494127539d6485648d8be1a9a) ) // ok ROM_LOAD( "6-syncmod.b9", 0x5000, 0x1000, CRC(21cfa807) SHA1(ff908a5a43b3736494127539d6485648d8be1a9a) ) // ok

View File

@ -542,28 +542,28 @@ INPUT_PORTS_END
/* /*
Hit me by Ramtek Hit me by Ramtek
Etched in copper on board HIT ME by RAMTEK Made in U.S.A Etched in copper on board HIT ME by RAMTEK Made in U.S.A
ASSY 550596 D D was as sticker ASSY 550596 D D was as sticker
SER 957 957 was a sticker SER 957 957 was a sticker
Etched in copper on back FAB 550595-C Etched in copper on back FAB 550595-C
.b7 stamped 15347 7625 .b7 stamped 15347 7625
HM2-0 HM2-0
.c7 IM5605 handwritten HM-2-2 .c7 IM5605 handwritten HM-2-2
.d7 stamped 15349 7625 .d7 stamped 15349 7625
HM1-4 HM1-4
.e7 stamped 15350 7625 .e7 stamped 15350 7625
HM1-6 HM1-6
.f7 stamped 15351 7625 .f7 stamped 15351 7625
HM2-8 HM2-8
.h7 IM560? handwritten HM0-CG hard to read .h7 IM560? handwritten HM0-CG hard to read
All chips we read as 82s141 - guessed becuase of 24 pin pinout and 512x8 rom according to mame All chips we read as 82s141 - guessed becuase of 24 pin pinout and 512x8 rom according to mame
*/ */

View File

@ -2681,7 +2681,7 @@ static READ16_HANDLER( _32x_dreq_common_r )
current_fifo_read_pos++; current_fifo_read_pos++;
// printf("reading FIFO!\n"); // printf("reading FIFO!\n");
if (current_fifo_readblock == fifo_block_a && !fifo_block_a_full) if (current_fifo_readblock == fifo_block_a && !fifo_block_a_full)
printf("Fifo block a isn't filled!\n"); printf("Fifo block a isn't filled!\n");
@ -2741,7 +2741,7 @@ static WRITE16_HANDLER( _32x_dreq_common_w )
dreq_src_addr[offset&1] = ((offset&1) == 0) ? (data & 0xff) : (data & 0xfffe); dreq_src_addr[offset&1] = ((offset&1) == 0) ? (data & 0xff) : (data & 0xfffe);
//if((dreq_src_addr[0]<<16)|dreq_src_addr[1]) //if((dreq_src_addr[0]<<16)|dreq_src_addr[1])
// printf("DREQ set SRC = %08x\n",(dreq_src_addr[0]<<16)|dreq_src_addr[1]); // printf("DREQ set SRC = %08x\n",(dreq_src_addr[0]<<16)|dreq_src_addr[1]);
break; break;
@ -2756,7 +2756,7 @@ static WRITE16_HANDLER( _32x_dreq_common_w )
dreq_dst_addr[offset&1] = ((offset&1) == 0) ? (data & 0xff) : (data & 0xffff); dreq_dst_addr[offset&1] = ((offset&1) == 0) ? (data & 0xff) : (data & 0xffff);
//if((dreq_dst_addr[0]<<16)|dreq_dst_addr[1]) //if((dreq_dst_addr[0]<<16)|dreq_dst_addr[1])
// printf("DREQ set DST = %08x\n",(dreq_dst_addr[0]<<16)|dreq_dst_addr[1]); // printf("DREQ set DST = %08x\n",(dreq_dst_addr[0]<<16)|dreq_dst_addr[1]);
break; break;
@ -2769,8 +2769,8 @@ static WRITE16_HANDLER( _32x_dreq_common_w )
dreq_size = data & 0xfffc; dreq_size = data & 0xfffc;
// if(dreq_size) // if(dreq_size)
// printf("DREQ set SIZE = %04x\n",dreq_size); // printf("DREQ set SIZE = %04x\n",dreq_size);
break; break;
@ -3208,7 +3208,7 @@ static READ16_HANDLER( _32x_common_vdp_regs_r )
// printf("_32x_68k_a15180_r (a15180) %04x\n",mem_mask); // printf("_32x_68k_a15180_r (a15180) %04x\n",mem_mask);
// read needs authorization too I think, undefined behavior otherwise // read needs authorization too I think, undefined behavior otherwise
switch (offset) switch (offset)
@ -3382,7 +3382,7 @@ static WRITE16_HANDLER( _32x_common_vdp_regs_w )
case 0x0a/2: case 0x0a/2:
// bit 0 is the framebuffer select, change is delayed until vblank; // bit 0 is the framebuffer select, change is delayed until vblank;
// _32x_a1518a_reg = (_32x_a1518a_reg & 0xfffe); // _32x_a1518a_reg = (_32x_a1518a_reg & 0xfffe);
if (ACCESSING_BITS_0_7) if (ACCESSING_BITS_0_7)
{ {
_32x_fb_swap = data & 1; _32x_fb_swap = data & 1;
@ -3979,7 +3979,7 @@ static WRITE16_HANDLER( scd_a12002_memory_mode_w )
static READ16_HANDLER( segacd_sub_memory_mode_r ) static READ16_HANDLER( segacd_sub_memory_mode_r )
{ {
return (segacd_ram_writeprotect_bits << 8) | return (segacd_ram_writeprotect_bits << 8) |
/*(segacd_4meg_prgbank << 6) | */ /*(segacd_4meg_prgbank << 6) | */
(segacd_memory_priority_mode << 3) | (segacd_memory_priority_mode << 3) |
(segacd_ram_mode << 2) | (segacd_ram_mode << 2) |
((segacd_maincpu_has_ram_access^1) << 1) | ((segacd_maincpu_has_ram_access^1) << 1) |
@ -4309,7 +4309,7 @@ static WRITE16_HANDLER( segacd_main_dataram_part1_w )
static READ16_HANDLER( scd_hint_vector_r ) static READ16_HANDLER( scd_hint_vector_r )
{ {
// printf("read HINT offset %d\n", offset); // printf("read HINT offset %d\n", offset);
switch (offset&1) switch (offset&1)
{ {
@ -4360,13 +4360,13 @@ static TIMER_CALLBACK( segacd_gfx_conversion_timer_callback )
/* /*
static const gfx_layout sega_8x8_layout = static const gfx_layout sega_8x8_layout =
{ {
8,8, 8,8,
SEGACD_NUM_TILES16, SEGACD_NUM_TILES16,
4, 4,
{ 0,1,2,3 }, { 0,1,2,3 },
{ 8,12,0,4,24,28,16,20 }, { 8,12,0,4,24,28,16,20 },
{ 0*32, 1*32, 2*32, 3*32, 4*32, 5*32, 6*32, 7*32 }, { 0*32, 1*32, 2*32, 3*32, 4*32, 5*32, 6*32, 7*32 },
8*32 8*32
}; };
*/ */
@ -4421,8 +4421,8 @@ static const gfx_layout sega_8x8_layout =
#define _32x32_SEQUENCE_2 \ #define _32x32_SEQUENCE_2 \
{ 0*32, 1*32, 2*32, 3*32, 4*32, 5*32, 6*32, 7*32, \ { 0*32, 1*32, 2*32, 3*32, 4*32, 5*32, 6*32, 7*32, \
8*32, 9*32, 10*32, 11*32, 12*32, 13*32, 14*32, 15*32, \ 8*32, 9*32, 10*32, 11*32, 12*32, 13*32, 14*32, 15*32, \
16*32,17*32,18*32,19*32,20*32,21*32,22*32,23*32, \ 16*32,17*32,18*32,19*32,20*32,21*32,22*32,23*32, \
24*32,25*32, 26*32, 27*32, 28*32, 29*32, 30*32, 31*32}, \ 24*32,25*32, 26*32, 27*32, 28*32, 29*32, 30*32, 31*32}, \
#define _32x32_SEQUENCE_2_FLIP \ #define _32x32_SEQUENCE_2_FLIP \
@ -4693,9 +4693,9 @@ void segacd_init_main_cpu( running_machine* machine )
/* as a temporary measure we use the MAME tilemaps, this is hideously inefficient as we have to mark the active one as /* as a temporary measure we use the MAME tilemaps, this is hideously inefficient as we have to mark the active one as
dirty before each operation due to the RAM based tiles. For the larger tilemaps this means we have to re-render a 4096x4096 dirty before each operation due to the RAM based tiles. For the larger tilemaps this means we have to re-render a 4096x4096
bitmap to the tilemap cache on each blit operation just to copy the few needed tiles out of it, needless to say, this is SLOW. bitmap to the tilemap cache on each blit operation just to copy the few needed tiles out of it, needless to say, this is SLOW.
Eventually the tilemaps will be replaced with a get_pixel function which will perform all the needed lookups on a per-pixel Eventually the tilemaps will be replaced with a get_pixel function which will perform all the needed lookups on a per-pixel
basis instead of re-rendering the whole thing */ basis instead of re-rendering the whole thing */
segacd_stampmap[0] = tilemap_create(machine, get_stampmap_16x16_1x1_tile_info, tilemap_scan_rows, 16, 16, 16, 16); segacd_stampmap[0] = tilemap_create(machine, get_stampmap_16x16_1x1_tile_info, tilemap_scan_rows, 16, 16, 16, 16);
segacd_stampmap[1] = tilemap_create(machine, get_stampmap_32x32_1x1_tile_info, tilemap_scan_rows, 32, 32, 8, 8); segacd_stampmap[1] = tilemap_create(machine, get_stampmap_32x32_1x1_tile_info, tilemap_scan_rows, 32, 32, 8, 8);
segacd_stampmap[2] = tilemap_create(machine, get_stampmap_16x16_16x16_tile_info, tilemap_scan_rows, 16, 16, 256, 256); // 128kb! segacd_stampmap[2] = tilemap_create(machine, get_stampmap_16x16_16x16_tile_info, tilemap_scan_rows, 16, 16, 256, 256); // 128kb!
@ -4963,10 +4963,10 @@ static void segacd_cdd_get_status(running_machine *machine)
// ... // ...
/*segacd_cdd.status = 0; /*segacd_cdd.status = 0;
segacd_cdd.minute = 0; segacd_cdd.minute = 0;
segacd_cdd.seconds = 0; segacd_cdd.seconds = 0;
segacd_cdd.frame = 0; segacd_cdd.frame = 0;
segacd_cdd.ext = 0;*/ segacd_cdd.ext = 0;*/
cdd_hock_irq(machine,1); cdd_hock_irq(machine,1);
} }
@ -5270,21 +5270,21 @@ static ADDRESS_MAP_START( segacd_map, ADDRESS_SPACE_PROGRAM, 16 )
AM_RANGE(0xff8004 ,0xff8005) AM_READWRITE(segacd_cdc_mode_address_r, segacd_cdc_mode_address_w) AM_RANGE(0xff8004 ,0xff8005) AM_READWRITE(segacd_cdc_mode_address_r, segacd_cdc_mode_address_w)
AM_RANGE(0xff8006 ,0xff8007) AM_READWRITE(segacd_cdc_data_r, segacd_cdc_data_w) AM_RANGE(0xff8006 ,0xff8007) AM_READWRITE(segacd_cdc_data_r, segacd_cdc_data_w)
// AM_RANGE(0xff8008, 0xff8009) // CDC Host Data // AM_RANGE(0xff8008, 0xff8009) // CDC Host Data
// AM_RANGE(0xff800a, 0xff800b) // CDC DMA Address // AM_RANGE(0xff800a, 0xff800b) // CDC DMA Address
// AM_RANGE(0xff800c, 0xff800d) // Stopwatch timer // AM_RANGE(0xff800c, 0xff800d) // Stopwatch timer
AM_RANGE(0xff800e ,0xff800f) AM_READWRITE(segacd_comms_flags_r, segacd_comms_flags_subcpu_w) AM_RANGE(0xff800e ,0xff800f) AM_READWRITE(segacd_comms_flags_r, segacd_comms_flags_subcpu_w)
AM_RANGE(0xff8010 ,0xff801f) AM_READWRITE(segacd_comms_sub_part1_r, segacd_comms_sub_part1_w) AM_RANGE(0xff8010 ,0xff801f) AM_READWRITE(segacd_comms_sub_part1_r, segacd_comms_sub_part1_w)
AM_RANGE(0xff8020 ,0xff802f) AM_READWRITE(segacd_comms_sub_part2_r, segacd_comms_sub_part2_w) AM_RANGE(0xff8020 ,0xff802f) AM_READWRITE(segacd_comms_sub_part2_r, segacd_comms_sub_part2_w)
// AM_RANGE(0xff8030, 0xff8031) // Timer W/INT3 // AM_RANGE(0xff8030, 0xff8031) // Timer W/INT3
AM_RANGE(0xff8032, 0xff8033) AM_READWRITE(segacd_irq_mask_r,segacd_irq_mask_w) AM_RANGE(0xff8032, 0xff8033) AM_READWRITE(segacd_irq_mask_r,segacd_irq_mask_w)
AM_RANGE(0xff8034, 0xff8035) AM_NOP // CD Fader AM_RANGE(0xff8034, 0xff8035) AM_NOP // CD Fader
AM_RANGE(0xff8036, 0xff8037) AM_READWRITE(segacd_cdd_ctrl_r,segacd_cdd_ctrl_w) AM_RANGE(0xff8036, 0xff8037) AM_READWRITE(segacd_cdd_ctrl_r,segacd_cdd_ctrl_w)
AM_RANGE(0xff8038, 0xff8041) AM_READ8(segacd_cdd_rx_r,0xffff) AM_RANGE(0xff8038, 0xff8041) AM_READ8(segacd_cdd_rx_r,0xffff)
AM_RANGE(0xff8042, 0xff804b) AM_WRITE8(segacd_cdd_tx_w,0xffff) AM_RANGE(0xff8042, 0xff804b) AM_WRITE8(segacd_cdd_tx_w,0xffff)
// AM_RANGE(0xff804c, 0xff804d) // Font Color // AM_RANGE(0xff804c, 0xff804d) // Font Color
// AM_RANGE(0xff804e, 0xff804f) // Font bit // AM_RANGE(0xff804e, 0xff804f) // Font bit
// AM_RANGE(0xff8050, 0xff8057) // Font data (read only) // AM_RANGE(0xff8050, 0xff8057) // Font data (read only)
AM_RANGE(0xff8058, 0xff8059) AM_READWRITE(segacd_stampsize_r, segacd_stampsize_w) // Stamp size AM_RANGE(0xff8058, 0xff8059) AM_READWRITE(segacd_stampsize_r, segacd_stampsize_w) // Stamp size
AM_RANGE(0xff805a, 0xff805b) AM_READWRITE(segacd_stampmap_base_address_r, segacd_stampmap_base_address_w) // Stamp map base address AM_RANGE(0xff805a, 0xff805b) AM_READWRITE(segacd_stampmap_base_address_r, segacd_stampmap_base_address_w) // Stamp map base address
AM_RANGE(0xff805c, 0xff805d) AM_READWRITE(segacd_imagebuffer_vcell_size_r, segacd_imagebuffer_vcell_size_w)// Image buffer V cell size AM_RANGE(0xff805c, 0xff805d) AM_READWRITE(segacd_imagebuffer_vcell_size_r, segacd_imagebuffer_vcell_size_w)// Image buffer V cell size
@ -5293,10 +5293,10 @@ static ADDRESS_MAP_START( segacd_map, ADDRESS_SPACE_PROGRAM, 16 )
AM_RANGE(0xff8062, 0xff8063) AM_READWRITE(segacd_imagebuffer_hdot_size_r, segacd_imagebuffer_hdot_size_w) // Image buffer H dot size AM_RANGE(0xff8062, 0xff8063) AM_READWRITE(segacd_imagebuffer_hdot_size_r, segacd_imagebuffer_hdot_size_w) // Image buffer H dot size
AM_RANGE(0xff8064, 0xff8065) AM_READWRITE(segacd_imagebuffer_vdot_size_r, segacd_imagebuffer_vdot_size_w ) // Image buffer V dot size AM_RANGE(0xff8064, 0xff8065) AM_READWRITE(segacd_imagebuffer_vdot_size_r, segacd_imagebuffer_vdot_size_w ) // Image buffer V dot size
AM_RANGE(0xff8066, 0xff8067) AM_WRITE(segacd_trace_vector_base_address_w)// Trace vector base address AM_RANGE(0xff8066, 0xff8067) AM_WRITE(segacd_trace_vector_base_address_w)// Trace vector base address
// AM_RANGE(0xff8068, 0xff8069) // Subcode address // AM_RANGE(0xff8068, 0xff8069) // Subcode address
// AM_RANGE(0xff8100, 0xff817f) // Subcode buffer area // AM_RANGE(0xff8100, 0xff817f) // Subcode buffer area
// AM_RANGE(0xff8180, 0xff81ff) // mirror of subcode buffer area // AM_RANGE(0xff8180, 0xff81ff) // mirror of subcode buffer area
ADDRESS_MAP_END ADDRESS_MAP_END

View File

@ -52,9 +52,9 @@ public:
/* memory pointers */ /* memory pointers */
UINT16 * pf1_rowscroll; UINT16 * pf1_rowscroll;
UINT16 * pf2_rowscroll; UINT16 * pf2_rowscroll;
// UINT16 * spriteram; // UINT16 * spriteram;
// UINT16 * paletteram; // currently this uses generic palette handling (in deco16ic.c) // UINT16 * paletteram; // currently this uses generic palette handling (in deco16ic.c)
// size_t spriteram_size; // size_t spriteram_size;
/* misc */ /* misc */
UINT8 mux_data; UINT8 mux_data;

View File

@ -3071,7 +3071,7 @@ ROM_START( finalap3jc )
ROM_REGION( 0x010000, "mcu", 0 ) /* M37450S2FP I/O MCU */ ROM_REGION( 0x010000, "mcu", 0 ) /* M37450S2FP I/O MCU */
/* The M37450 is unemulated so we're using the C65/6805 program instead. /* The M37450 is unemulated so we're using the C65/6805 program instead.
This particular M37450 variant has no internal ROM. */ This particular M37450 variant has no internal ROM. */
ROM_LOAD( "sys2mcpu.bin", 0x000000, 0x002000, CRC(a342a97e) SHA1(2c420d34dba21e409bf78ddca710fc7de65a6642) ) ROM_LOAD( "sys2mcpu.bin", 0x000000, 0x002000, CRC(a342a97e) SHA1(2c420d34dba21e409bf78ddca710fc7de65a6642) )
ROM_LOAD( "sys2_c68.3f", 0x008000, 0x008000, CRC(ca64550a) SHA1(38d1ad1b1287cadef0c999aff9357927315f8e6b) ) ROM_LOAD( "sys2_c68.3f", 0x008000, 0x008000, CRC(ca64550a) SHA1(38d1ad1b1287cadef0c999aff9357927315f8e6b) )

View File

@ -1134,7 +1134,7 @@ Notes:
Metal Slug 6 * Metal Slug 6 *
Premier Eleven Premier Eleven
Sushi Bar Sushi Bar
The King Of Fighters XI * The King Of Fighters XI *
Sega Clay Challenge * Sega Clay Challenge *
Sega Bass Fishing Challenge * Sega Bass Fishing Challenge *
@ -6814,7 +6814,7 @@ GAME( 2003, ggisuka, awbios, aw, aw, ggisuka, ROT0, "Sammy / Arc Syste
GAME( 2004, rumblef, awbios, aw, aw, rumblef, ROT0, "Sammy / Dimps", "The Rumble Fish", GAME_IMPERFECT_GRAPHICS|GAME_IMPERFECT_SOUND ) GAME( 2004, rumblef, awbios, aw, aw, rumblef, ROT0, "Sammy / Dimps", "The Rumble Fish", GAME_IMPERFECT_GRAPHICS|GAME_IMPERFECT_SOUND )
GAME( 2004, rangrmsn, awbios, aw, aw, rangrmsn, ROT0, "Sammy", "Ranger Mission", GAME_IMPERFECT_GRAPHICS|GAME_IMPERFECT_SOUND|GAME_NOT_WORKING ) GAME( 2004, rangrmsn, awbios, aw, aw, rangrmsn, ROT0, "Sammy", "Ranger Mission", GAME_IMPERFECT_GRAPHICS|GAME_IMPERFECT_SOUND|GAME_NOT_WORKING )
GAME( 2004, salmankt, awbios, aw, aw, salmankt, ROT0, "Sammy", "Salary Man Kintarou", GAME_IMPERFECT_GRAPHICS|GAME_IMPERFECT_SOUND|GAME_NOT_WORKING ) GAME( 2004, salmankt, awbios, aw, aw, salmankt, ROT0, "Sammy", "Salary Man Kintarou", GAME_IMPERFECT_GRAPHICS|GAME_IMPERFECT_SOUND|GAME_NOT_WORKING )
GAME( 2004, ftspeed, awbios, aw, aw, ftspeed, ROT0, "Sammy", "Faster Than Speed", GAME_IMPERFECT_GRAPHICS|GAME_IMPERFECT_SOUND|GAME_NOT_WORKING ) GAME( 2004, ftspeed, awbios, aw, aw, ftspeed, ROT0, "Sammy", "Faster Than Speed", GAME_IMPERFECT_GRAPHICS|GAME_IMPERFECT_SOUND|GAME_NOT_WORKING )
GAME( 2004, kov7sprt, awbios, aw, aw, kov7sprt, ROT0, "Sammy / IGS", "Knights of Valour - The Seven Spirits", GAME_IMPERFECT_GRAPHICS|GAME_IMPERFECT_SOUND ) GAME( 2004, kov7sprt, awbios, aw, aw, kov7sprt, ROT0, "Sammy / IGS", "Knights of Valour - The Seven Spirits", GAME_IMPERFECT_GRAPHICS|GAME_IMPERFECT_SOUND )
GAME( 2005, vfurlong, awbios, aw, aw, vfurlong, ROT0, "Sammy", "Net Select Keiba Victory Furlong", GAME_IMPERFECT_GRAPHICS|GAME_IMPERFECT_SOUND|GAME_NOT_WORKING ) GAME( 2005, vfurlong, awbios, aw, aw, vfurlong, ROT0, "Sammy", "Net Select Keiba Victory Furlong", GAME_IMPERFECT_GRAPHICS|GAME_IMPERFECT_SOUND|GAME_NOT_WORKING )
GAME( 2005, ngbc, awbios, aw, aw, ngbc, ROT0, "Sammy / SNK Playmore", "Neo-Geo Battle Coliseum", GAME_IMPERFECT_GRAPHICS|GAME_IMPERFECT_SOUND|GAME_NOT_WORKING ) GAME( 2005, ngbc, awbios, aw, aw, ngbc, ROT0, "Sammy / SNK Playmore", "Neo-Geo Battle Coliseum", GAME_IMPERFECT_GRAPHICS|GAME_IMPERFECT_SOUND|GAME_NOT_WORKING )

View File

@ -95,10 +95,10 @@ static TILE_GET_INFO( get_bg_tile_info )
---- ---- color code. ---- ---- color code.
---- ---- seems unused. ---- ---- seems unused.
*/ */
// int attr = colorram[tile_index]; // int attr = colorram[tile_index];
int code = videoram[tile_index]; int code = videoram[tile_index];
// int bank = (attr & 0x08) >> 3; // int bank = (attr & 0x08) >> 3;
// int color = (attr & 0x03); // int color = (attr & 0x03);
SET_TILE_INFO( 0 /* bank */, code, 0 /* color */, 0); SET_TILE_INFO( 0 /* bank */, code, 0 /* color */, 0);
} }
@ -134,7 +134,7 @@ static INTERRUPT_GEN( nsmpoker_interrupt )
//static WRITE8_HANDLER( debug_w ) //static WRITE8_HANDLER( debug_w )
//{ //{
// popmessage("written : %02X", data); // popmessage("written : %02X", data);
//} //}
static READ8_HANDLER( debug_r ) static READ8_HANDLER( debug_r )
@ -406,14 +406,14 @@ MACHINE_CONFIG_END
*************************/ *************************/
ROM_START( nsmpoker ) ROM_START( nsmpoker )
// ROM_REGION( 0x10000, "maincpu", 0 ) // ROM_REGION( 0x10000, "maincpu", 0 )
// ROM_LOAD( "113_277.6e", 0x0000, 0x2000, CRC(247ad554) SHA1(5cfdfb95920d7e89e3e485a06d0099191e8d41a0) ) // ROM_LOAD( "113_277.6e", 0x0000, 0x2000, CRC(247ad554) SHA1(5cfdfb95920d7e89e3e485a06d0099191e8d41a0) )
// ROM_REGION( 0x8000, "gfx1", 0 ) // ROM_REGION( 0x8000, "gfx1", 0 )
// ROM_LOAD( "113_278.6g", 0x0000, 0x2000, CRC(08eb7305) SHA1(4e555aa481c6b4476b71909ddabf405dd6f767ed) ) // ROM_LOAD( "113_278.6g", 0x0000, 0x2000, CRC(08eb7305) SHA1(4e555aa481c6b4476b71909ddabf405dd6f767ed) )
// ROM_LOAD( "113_279.5g", 0x2000, 0x2000, CRC(ac6ab327) SHA1(1012dc581b2be7df5e079ace44a721d17d21366a) ) // ROM_LOAD( "113_279.5g", 0x2000, 0x2000, CRC(ac6ab327) SHA1(1012dc581b2be7df5e079ace44a721d17d21366a) )
// ROM_LOAD( "113_280.3g", 0x4000, 0x2000, CRC(9b9be79d) SHA1(8301e74c4869d04eba680d156de9edaadd7ff83b) ) // ROM_LOAD( "113_280.3g", 0x4000, 0x2000, CRC(9b9be79d) SHA1(8301e74c4869d04eba680d156de9edaadd7ff83b) )
// ROM_LOAD( "113_281.2g", 0x6000, 0x2000, CRC(4b9b448a) SHA1(3ca1f5714cf5535d2ea1e7e03bca456c89af222c) ) // ROM_LOAD( "113_281.2g", 0x6000, 0x2000, CRC(4b9b448a) SHA1(3ca1f5714cf5535d2ea1e7e03bca456c89af222c) )
ROM_REGION( 0x10000, "maincpu", 0 ) ROM_REGION( 0x10000, "maincpu", 0 )
ROM_LOAD( "113_277.6e", 0x0000, 0x2000, CRC(247ad554) SHA1(5cfdfb95920d7e89e3e485a06d0099191e8d41a0) ) ROM_LOAD( "113_277.6e", 0x0000, 0x2000, CRC(247ad554) SHA1(5cfdfb95920d7e89e3e485a06d0099191e8d41a0) )

View File

@ -5156,7 +5156,7 @@ static DRIVER_INIT( kovlsqh2 )
pgm_decode_kovlsqh2_samples(machine); pgm_decode_kovlsqh2_samples(machine);
pgm_basic_init(machine); pgm_basic_init(machine);
kovsh_latch_init(machine); kovsh_latch_init(machine);
} }
static DRIVER_INIT( kovqhsgs ) static DRIVER_INIT( kovqhsgs )
@ -5176,7 +5176,7 @@ static DRIVER_INIT( kovqhsgs )
pgm_decode_kovlsqh2_samples(machine); pgm_decode_kovlsqh2_samples(machine);
pgm_basic_init(machine); pgm_basic_init(machine);
kovsh_latch_init(machine); kovsh_latch_init(machine);
} }

View File

@ -494,8 +494,8 @@ static ADDRESS_MAP_START( z80_map, ADDRESS_SPACE_PROGRAM, 8 )
AM_RANGE(0xa000, 0xa000) AM_MIRROR(0x0cff) AM_READ(polepos_ready_r) /* READY */ AM_RANGE(0xa000, 0xa000) AM_MIRROR(0x0cff) AM_READ(polepos_ready_r) /* READY */
AM_RANGE(0xa000, 0xa007) AM_MIRROR(0x0cf8) AM_WRITE(polepos_latch_w) /* misc latches */ AM_RANGE(0xa000, 0xa007) AM_MIRROR(0x0cf8) AM_WRITE(polepos_latch_w) /* misc latches */
AM_RANGE(0xa100, 0xa100) AM_MIRROR(0x0cff) AM_WRITE(watchdog_reset_w) /* Watchdog */ AM_RANGE(0xa100, 0xa100) AM_MIRROR(0x0cff) AM_WRITE(watchdog_reset_w) /* Watchdog */
AM_RANGE(0xa200, 0xa200) AM_MIRROR(0x0cff) AM_DEVWRITE("polepos", polepos_engine_sound_lsb_w) /* Car Sound ( Lower Nibble ) */ AM_RANGE(0xa200, 0xa200) AM_MIRROR(0x0cff) AM_DEVWRITE("polepos", polepos_engine_sound_lsb_w) /* Car Sound ( Lower Nibble ) */
AM_RANGE(0xa300, 0xa300) AM_MIRROR(0x0cff) AM_DEVWRITE("polepos", polepos_engine_sound_msb_w) /* Car Sound ( Upper Nibble ) */ AM_RANGE(0xa300, 0xa300) AM_MIRROR(0x0cff) AM_DEVWRITE("polepos", polepos_engine_sound_msb_w) /* Car Sound ( Upper Nibble ) */
ADDRESS_MAP_END ADDRESS_MAP_END
static ADDRESS_MAP_START( z80_io, ADDRESS_SPACE_IO, 8 ) static ADDRESS_MAP_START( z80_io, ADDRESS_SPACE_IO, 8 )

View File

@ -221,7 +221,7 @@ WRITE16_MEMBER(raiden2_state::cop_dma_size_w)
WRITE16_MEMBER(raiden2_state::cop_dma_trigger_w) WRITE16_MEMBER(raiden2_state::cop_dma_trigger_w)
{ {
// logerror("COP DMA mode=%x adr=%x size=%x vals=%x %x %x\n", cop_dma_mode, cop_dma_adr, cop_dma_size, cop_dma_v1, cop_dma_v2, cop_dma_v3); // logerror("COP DMA mode=%x adr=%x size=%x vals=%x %x %x\n", cop_dma_mode, cop_dma_adr, cop_dma_size, cop_dma_v1, cop_dma_v2, cop_dma_v3);
switch(cop_dma_mode) { switch(cop_dma_mode) {
case 0x14: { case 0x14: {
@ -375,9 +375,9 @@ WRITE16_MEMBER(raiden2_state::cop_cmd_w)
} }
} }
// case 0x6ca: // case 0x6ca:
// logerror("select bank %d %04x\n", (data >> 15) & 1, data); // logerror("select bank %d %04x\n", (data >> 15) & 1, data);
// memory_set_bank(space.machine, "bank1", (data >> 15) & 1); // memory_set_bank(space.machine, "bank1", (data >> 15) & 1);
static void combine32(UINT32 *val, int offset, UINT16 data, UINT16 mem_mask) static void combine32(UINT32 *val, int offset, UINT16 data, UINT16 mem_mask)

View File

@ -6788,7 +6788,7 @@ static WRITE16_HANDLER( isgsm_data_w )
case 0x60: data = BITSWAP8(data,5,4,3,2,1,0,7,6); break; case 0x60: data = BITSWAP8(data,5,4,3,2,1,0,7,6); break;
case 0x80: data = BITSWAP8(data,4,3,2,1,0,7,6,5); break; case 0x80: data = BITSWAP8(data,4,3,2,1,0,7,6,5); break;
case 0xa0: data = BITSWAP8(data,3,2,1,0,7,6,5,4); break; case 0xa0: data = BITSWAP8(data,3,2,1,0,7,6,5,4); break;
case 0xc0: data = BITSWAP8(data,2,1,0,7,6,5,4,3); break; case 0xc0: data = BITSWAP8(data,2,1,0,7,6,5,4,3); break;
case 0xe0: data = BITSWAP8(data,1,0,7,6,5,4,3,2); break; case 0xe0: data = BITSWAP8(data,1,0,7,6,5,4,3,2); break;
} }
} }
@ -6873,7 +6873,7 @@ static WRITE16_HANDLER( isgsm_data_w )
case 0x60: byte = BITSWAP8(byte,5,4,3,2,1,0,7,6); break; case 0x60: byte = BITSWAP8(byte,5,4,3,2,1,0,7,6); break;
case 0x80: byte = BITSWAP8(byte,4,3,2,1,0,7,6,5); break; case 0x80: byte = BITSWAP8(byte,4,3,2,1,0,7,6,5); break;
case 0xa0: byte = BITSWAP8(byte,3,2,1,0,7,6,5,4); break; case 0xa0: byte = BITSWAP8(byte,3,2,1,0,7,6,5,4); break;
case 0xc0: byte = BITSWAP8(byte,2,1,0,7,6,5,4,3); break; case 0xc0: byte = BITSWAP8(byte,2,1,0,7,6,5,4,3); break;
case 0xe0: byte = BITSWAP8(byte,1,0,7,6,5,4,3,2); break; case 0xe0: byte = BITSWAP8(byte,1,0,7,6,5,4,3,2); break;
} }
} }

View File

@ -83,26 +83,26 @@ mm74c920J/mmc6551j-9 x2
.1 is closest to the connector .1 is closest to the connector
.7 is closest to the cpu .7 is closest to the cpu
Etched in copper on top by .1 eprom 6000 Etched in copper on top by .1 eprom 6000
.1 2732 handwritten sticker GJOK1 .1 2732 handwritten sticker GJOK1
.2 2732 handwritten sticker GJOK2 .2 2732 handwritten sticker GJOK2
.3 2732 handwritten sticker BJOK1 .3 2732 handwritten sticker BJOK1
.4 2732 handwritten sticker BJOK2 .4 2732 handwritten sticker BJOK2
.5 2732 handwritten sticker RJOK1 .5 2732 handwritten sticker RJOK1
.6 2732 handwritten sticker RJOK2 .6 2732 handwritten sticker RJOK2
.7 2764 handwritten sticker 688C .7 2764 handwritten sticker 688C
4 Mhz crystal 4 Mhz crystal
6809 6809
MC6840P MC6840P
nmc6514-9 x2 nmc6514-9 x2
nm23114 x2 nm23114 x2
16 pin chip marked 74166F 7745 16 pin chip marked 74166F 7745
SA2889-0697 SA2889-0697
stamped ETC stamped ETC
**************************************************************************************************************/ **************************************************************************************************************/
@ -662,7 +662,7 @@ static MACHINE_CONFIG_START( vpoker, vpoker_state )
MDRV_SCREEN_FORMAT(BITMAP_FORMAT_INDEXED16) MDRV_SCREEN_FORMAT(BITMAP_FORMAT_INDEXED16)
MDRV_SCREEN_SIZE(512, 256) MDRV_SCREEN_SIZE(512, 256)
MDRV_SCREEN_VISIBLE_AREA(0*8, 480-1, 0*8, 240-1) MDRV_SCREEN_VISIBLE_AREA(0*8, 480-1, 0*8, 240-1)
// MDRV_SCREEN_VISIBLE_AREA(0*8, 512-1, 0*8, 256-1) // MDRV_SCREEN_VISIBLE_AREA(0*8, 512-1, 0*8, 256-1)
MDRV_GFXDECODE(vpoker) MDRV_GFXDECODE(vpoker)
MDRV_PALETTE_LENGTH(8) MDRV_PALETTE_LENGTH(8)
MDRV_PALETTE_INIT(vpoker) MDRV_PALETTE_INIT(vpoker)

View File

@ -52,8 +52,8 @@ protected:
required_shared_ptr<UINT8> m_bitmapram; required_shared_ptr<UINT8> m_bitmapram;
required_shared_ptr<UINT8> m_colorram; required_shared_ptr<UINT8> m_colorram;
UINT8 m_trackball_offset; UINT8 m_trackball_offset;
UINT8 m_ctrld; UINT8 m_ctrld;
UINT8 m_videoram[0x10000]; UINT8 m_videoram[0x10000];
// The following structure describes the (up to 32) line segments // The following structure describes the (up to 32) line segments

View File

@ -113,8 +113,8 @@ public:
// vector and early raster EAROM interface // vector and early raster EAROM interface
optional_device<er2055_device> m_earom; optional_device<er2055_device> m_earom;
UINT8 m_earom_data; UINT8 m_earom_data;
UINT8 m_earom_control; UINT8 m_earom_control;
optional_shared_ptr<UINT16> eeprom; optional_shared_ptr<UINT16> eeprom;
optional_shared_size eeprom_size; optional_shared_size eeprom_size;

View File

@ -4690,7 +4690,7 @@ BOMULEUL CHAJARA SEGA ST-V 1997/04/11
DRIVER( gunsur2 ) /* 2001.07 Gun Survivor 2: Bio Hazard Code Veronica */ DRIVER( gunsur2 ) /* 2001.07 Gun Survivor 2: Bio Hazard Code Veronica */
DRIVER( starseek ) /* 2001.07 Dokidoki Idol Star Seeker */ DRIVER( starseek ) /* 2001.07 Dokidoki Idol Star Seeker */
DRIVER( cvs2gd ) /* 2001.08 Capcom vs. SNK 2 */ DRIVER( cvs2gd ) /* 2001.08 Capcom vs. SNK 2 */
DRIVER( wrungp ) /* 2001.08 Wave Runner GP */ DRIVER( wrungp ) /* 2001.08 Wave Runner GP */
DRIVER( gundmxgd ) /* 2001.09 Kidou Senshi Gundam Renpou vs. Zeon DX */ DRIVER( gundmxgd ) /* 2001.09 Kidou Senshi Gundam Renpou vs. Zeon DX */
/* 2001.09 Alien Front */ /* 2001.09 Alien Front */
DRIVER( hmgeo ) /* 2001.09 Heavy Metal Geo Matrix */ DRIVER( hmgeo ) /* 2001.09 Heavy Metal Geo Matrix */
@ -8534,10 +8534,10 @@ Other Sun games
DRIVER( kov100 ) /* (c) 1999 */ DRIVER( kov100 ) /* (c) 1999 */
DRIVER( kovsh ) /* (c) 1999 */ DRIVER( kovsh ) /* (c) 1999 */
DRIVER( kovsh103 ) /* (c) 1999 */ DRIVER( kovsh103 ) /* (c) 1999 */
DRIVER( kovqhsgs ) /* bootleg */ DRIVER( kovqhsgs ) /* bootleg */
DRIVER( kovlsqh2 ) /* bootleg */ DRIVER( kovlsqh2 ) /* bootleg */
DRIVER( kovlsjb ) /* bootleg */ DRIVER( kovlsjb ) /* bootleg */
DRIVER( kovlsjba ) /* bootleg */ DRIVER( kovlsjba ) /* bootleg */
DRIVER( photoy2k ) /* (c) 1999 */ DRIVER( photoy2k ) /* (c) 1999 */
DRIVER( photoy2k102 ) /* (c) 1999 */ DRIVER( photoy2k102 ) /* (c) 1999 */
DRIVER( photoy2k104 ) /* (c) 1999 */ DRIVER( photoy2k104 ) /* (c) 1999 */

View File

@ -10,4 +10,4 @@
***************************************************************************/ ***************************************************************************/
extern const char build_version[]; extern const char build_version[];
const char build_version[] = "0.139u3 ("__DATE__")"; const char build_version[] = "0.139u4 ("__DATE__")";