Regression fixes fro memory mask flipping.

This commit is contained in:
Aaron Giles 2008-04-23 13:53:30 +00:00
parent e14a331553
commit 45c24298af
4 changed files with 8 additions and 8 deletions

View File

@ -212,7 +212,7 @@ static READ32_HANDLER( obj_rom_r )
if (ACCESSING_BITS_0_15)
offset += 2;
if (~mem_mask & 0x00ff00ff)
if (mem_mask & 0xff00ff00)
offset++;
return mem8[offset] * 0x01010101;

View File

@ -912,8 +912,8 @@ AM_RANGE(0x000c00, 0x007fff) AM_MIRROR(0x40000) AM_READWRITE(test2_r, test2_w)
// AM_RANGE(0x086000, 0x08623f) AM_RAM -- networking -- first 0x40 bytes = our data, next 0x40*8 bytes = their data, r/w on IRQ2
AM_RANGE(0x088000, 0x088003) AM_READ(drivedge_steering_r)
AM_RANGE(0x08a000, 0x08a003) AM_READWRITE(drivedge_gas_r, SMH_NOP)
AM_RANGE(0x08c000, 0x08c003) AM_READWRITE16(input_port_0_word_r, SMH_NOP, 0xffff0000)
AM_RANGE(0x08e000, 0x08e003) AM_READWRITE16(input_port_1_word_r, SMH_NOP, 0xffff0000)
AM_RANGE(0x08c000, 0x08c003) AM_READ16(input_port_0_word_r, 0xffff0000) AM_WRITENOP
AM_RANGE(0x08e000, 0x08e003) AM_READ16(input_port_1_word_r, 0xffff0000) AM_WRITENOP
AM_RANGE(0x100000, 0x10000f) AM_WRITE(drivedge_zbuf_control_w) AM_BASE(&drivedge_zbuf_control)
AM_RANGE(0x180000, 0x180003) AM_WRITE(drivedge_color0_w)
AM_RANGE(0x1a0000, 0x1bffff) AM_RAM_WRITE(drivedge_paletteram_w) AM_BASE(&paletteram32)

View File

@ -720,7 +720,7 @@ static WRITE16_HANDLER( metro_blitter_w )
metro_blitter_regs[ 0x0a / 2 ];
int shift = (dst_offs & 0x80) ? 0 : 8;
UINT16 mask = (dst_offs & 0x80) ? 0xff00 : 0x00ff;
UINT16 mask = (dst_offs & 0x80) ? 0x00ff : 0xff00;
// logerror("CPU #0 PC %06X : Blitter regs %08X, %08X, %08X\n",activecpu_get_pc(),tmap,src_offs,dst_offs);

View File

@ -569,7 +569,7 @@ static void toaplan2_voffs_w(offs_t offset, UINT16 data, UINT32 mem_mask, int co
WRITE16_HANDLER( toaplan2_0_voffs_w )
{
toaplan2_voffs_w(offset, data, mem_mask, 0xffff);
toaplan2_voffs_w(offset, data, mem_mask, 0);
}
WRITE16_HANDLER( toaplan2_1_voffs_w )
@ -802,7 +802,7 @@ static void toaplan2_videoram16_w(offs_t offset, UINT16 data, UINT32 mem_mask, i
WRITE16_HANDLER( toaplan2_0_videoram16_w )
{
toaplan2_videoram16_w(offset, data, mem_mask, 0xffff);
toaplan2_videoram16_w(offset, data, mem_mask, 0);
}
WRITE16_HANDLER( toaplan2_1_videoram16_w )
@ -1068,7 +1068,7 @@ WRITE16_HANDLER( pipibibi_scroll_w )
READ16_HANDLER( pipibibi_videoram16_r )
{
toaplan2_voffs_w(0, offset, 0xffff, 0);
return toaplan2_videoram16_r(0, mem_mask);
return toaplan2_videoram16_r(0, 0);
}
WRITE16_HANDLER( pipibibi_videoram16_w)
@ -1080,7 +1080,7 @@ WRITE16_HANDLER( pipibibi_videoram16_w)
READ16_HANDLER( pipibibi_spriteram16_r )
{
toaplan2_voffs_w(0, (0x1800 + offset), 0, 0);
return toaplan2_videoram16_r(0, mem_mask);
return toaplan2_videoram16_r(0, 0);
}
WRITE16_HANDLER( pipibibi_spriteram16_w )