Sprinter/mame
2
0
Fork 0
mirror of https://github.com/holub/mame synced 2025-10-06 17:08:28 +03:00
Code Issues Actions 3 Packages Projects Releases Wiki Activity

Merge pull request #349 from Happy-yappH/master

Browse Source 
Added overlooked factor of 2 to VI timing to account for vertical res…
This commit is contained in:
R. Belmont 2015-09-28 14:04:32 -04:00
commit 4e679f234c
4 changed files with 42 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
src/devices/cpu/rsp/rsp_dasm.c
View File

@ -8,13 +8,22 @@
#include "emu.h"
static const char *const reg[32] =
/*static const char *const reg[32] =
{
"0", "r1", "r2", "r3", "r4", "r5", "r6", "r7",
"r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15",
"r16", "r17", "r18", "r19", "r20", "r21", "r22", "r23",
"r24", "r25", "r26", "r27", "r28", "r29", "r30", "r31"
};
*/
static const char *const reg[32] =
{
"$0", "$at", "$v0", "$v1", "$a0", "$a1", "$a2", "$a3",
"$t0", "$t1", "$t2", "$t3", "$t4", "$t5", "$t6", "$t7",
"$s0", "$s1", "$s2", "$s3", "$s4", "$s5", "$s6", "$s7",
"$t8", "$t9", "$k0", "$k1", "$gp", "$sp", "$fp", "$ra"
};
static const char *const vreg[32] =
{

1
src/mame/includes/n64.h
View File

@ -311,6 +311,7 @@ extern const device_type N64PERIPH;
#define DP_STATUS_XBUS_DMA 0x01
#define DP_STATUS_FREEZE 0x02
#define DP_STATUS_FLUSH 0x04
#define DP_STATUS_START_VALID 0x400
#define DD_ASIC_STATUS_DISK_CHANGE 0x00010000
#define DD_ASIC_STATUS_MECHA_ERR 0x00020000

28
src/mame/machine/n64.c
View File

@ -918,6 +918,7 @@ READ32_MEMBER( n64_periphs::dp_reg_r )
{
n64_state *state = space.machine().driver_data<n64_state>();
UINT32 ret = 0;
switch (offset)
{
case 0x00/4: // DP_START_REG
@ -957,20 +958,39 @@ READ32_MEMBER( n64_periphs::dp_reg_r )
WRITE32_MEMBER( n64_periphs::dp_reg_w )
{
n64_state *state = space.machine().driver_data<n64_state>();
UINT32 status = state->m_rdp->get_status();
switch (offset)
{
case 0x00/4: // DP_START_REG
state->m_rdp->set_start(data);
state->m_rdp->set_current(state->m_rdp->get_start());
if(status & DP_STATUS_START_VALID)
break;
else
{
state->m_rdp->set_status(status | DP_STATUS_START_VALID);
state->m_rdp->set_start(data & ~7);
}
break;
case 0x04/4: // DP_END_REG
state->m_rdp->set_end(data);
if(status & DP_STATUS_START_VALID)
{
state->m_rdp->set_status(status & ~DP_STATUS_START_VALID);
state->m_rdp->set_current(state->m_rdp->get_start());
state->m_rdp->set_end(data & ~ 7);
g_profiler.start(PROFILER_USER1);
state->m_rdp->process_command_list();
g_profiler.stop();
break;
}
else
{
state->m_rdp->set_end(data & ~ 7);
g_profiler.start(PROFILER_USER1);
state->m_rdp->process_command_list();
g_profiler.stop();
break;
}
case 0x0c/4: // DP_STATUS_REG
{
@ -1015,7 +1035,7 @@ void n64_periphs::vi_recalculate_resolution()
rectangle visarea = m_screen->visible_area();
// DACRATE is the quarter pixel clock and period will be for a field, not a frame
attoseconds_t period = (vi_hsync & 0xfff) * (vi_vsync & 0xfff) * HZ_TO_ATTOSECONDS(DACRATE_NTSC);
attoseconds_t period = (vi_hsync & 0xfff) * (vi_vsync & 0xfff) * HZ_TO_ATTOSECONDS(DACRATE_NTSC) / 2;
if (width == 0 || height == 0)
{

6
src/mess/drivers/n64.c
View File

@ -406,13 +406,13 @@ static MACHINE_CONFIG_START( n64, n64_mess_state )
MCFG_RSP_SP_SET_STATUS_CB(DEVWRITE32("rcp",n64_periphs, sp_set_status))
MCFG_CPU_PROGRAM_MAP(rsp_map)
//MCFG_QUANTUM_TIME(attotime::from_hz(1000000))
MCFG_QUANTUM_TIME(attotime::from_hz(1200))
MCFG_QUANTUM_TIME(attotime::from_hz(1000000))
//MCFG_QUANTUM_TIME(attotime::from_hz(1200))
/* video hardware */
MCFG_SCREEN_ADD("screen", RASTER)
/* Video DACRATE is for quarter pixels, so the horizontal is also given in quarter pixels. However, the horizontal and vertical timing and sizing is adjustable by register and will be reset when the registers are written. */
MCFG_SCREEN_RAW_PARAMS(DACRATE_NTSC,3093,0,3093,525,0,525)
MCFG_SCREEN_RAW_PARAMS(DACRATE_NTSC*2,3093,0,3093,525,0,525)
//MCFG_SCREEN_REFRESH_RATE(60)
//MCFG_SCREEN_VBLANK_TIME(ATTOSECONDS_IN_USEC(0))
//MCFG_SCREEN_SIZE(640, 525)