mirror of
https://github.com/holub/mame
synced 2025-10-08 17:37:56 +03:00
(MESS) Fixed regression. (nw)
This commit is contained in:
parent
b905a3506e
commit
55e5faf618
@ -26,22 +26,22 @@ const device_type ABC850 = &device_creator<abc850_device>;
|
|||||||
|
|
||||||
WRITE_LINE_MEMBER( abc890_device::int_w )
|
WRITE_LINE_MEMBER( abc890_device::int_w )
|
||||||
{
|
{
|
||||||
m_bus->int_w(state);
|
m_slot->int_w(state);
|
||||||
}
|
}
|
||||||
|
|
||||||
WRITE_LINE_MEMBER( abc890_device::nmi_w )
|
WRITE_LINE_MEMBER( abc890_device::nmi_w )
|
||||||
{
|
{
|
||||||
m_bus->nmi_w(state);
|
m_slot->nmi_w(state);
|
||||||
}
|
}
|
||||||
|
|
||||||
WRITE_LINE_MEMBER( abc890_device::rdy_w )
|
WRITE_LINE_MEMBER( abc890_device::rdy_w )
|
||||||
{
|
{
|
||||||
m_bus->rdy_w(state);
|
m_slot->rdy_w(state);
|
||||||
}
|
}
|
||||||
|
|
||||||
WRITE_LINE_MEMBER( abc890_device::resin_w )
|
WRITE_LINE_MEMBER( abc890_device::resin_w )
|
||||||
{
|
{
|
||||||
m_bus->resin_w(state);
|
m_slot->resin_w(state);
|
||||||
}
|
}
|
||||||
|
|
||||||
static ABCBUS_INTERFACE( abcbus_intf )
|
static ABCBUS_INTERFACE( abcbus_intf )
|
||||||
|
@ -30,6 +30,7 @@ const device_type ABCBUS_SLOT = &device_creator<abcbus_slot_device>;
|
|||||||
device_abcbus_card_interface::device_abcbus_card_interface(const machine_config &mconfig, device_t &device)
|
device_abcbus_card_interface::device_abcbus_card_interface(const machine_config &mconfig, device_t &device)
|
||||||
: device_slot_card_interface(mconfig, device)
|
: device_slot_card_interface(mconfig, device)
|
||||||
{
|
{
|
||||||
|
m_slot = dynamic_cast<abcbus_slot_device *>(device.owner());
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
||||||
|
@ -134,7 +134,7 @@ public:
|
|||||||
virtual void abcbus_xmemw(offs_t offset, UINT8 data) { };
|
virtual void abcbus_xmemw(offs_t offset, UINT8 data) { };
|
||||||
|
|
||||||
public:
|
public:
|
||||||
abcbus_slot_device *m_bus;
|
abcbus_slot_device *m_slot;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
||||||
|
@ -663,7 +663,7 @@ WRITE8_MEMBER( luxor_55_10828_device::status_w )
|
|||||||
m_status = data & 0xfe;
|
m_status = data & 0xfe;
|
||||||
|
|
||||||
// interrupt
|
// interrupt
|
||||||
m_bus->int_w(BIT(data, 0) ? CLEAR_LINE : ASSERT_LINE);
|
m_slot->int_w(BIT(data, 0) ? CLEAR_LINE : ASSERT_LINE);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user