Sprinter/mame
2
0
Fork 0
mirror of https://github.com/holub/mame synced 2025-10-07 09:25:34 +03:00
Code Issues Actions 9 Packages Projects Releases Wiki Activity

MIPS3 DRC: Always set BadVaddr on TLB miss. The TLB handler needs this to fill in the table. (nw)

Browse Source
This commit is contained in:
Ted Green 2019-04-10 08:42:39 -06:00
parent 0c8f328da4
commit 5bd849d96f
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/devices/cpu/mips/mips3drc.cpp
View File

@ -733,8 +733,7 @@ void mips3_device::static_generate_exception(uint8_t exception, int recover, con
{ {
/* set BadVAddr to the fault address */ /* set BadVAddr to the fault address */
UML_GETEXP(block, I0); // getexp i0 UML_GETEXP(block, I0); // getexp i0
UML_TEST(block, CPR032(COP0_Status), SR_EXL); // test [Status],SR_EXL UML_MOV(block, CPR032(COP0_BadVAddr), I0); // mov [BadVAddr],i0
UML_MOVc(block, COND_Z, CPR032(COP0_BadVAddr), I0); // mov [BadVAddr],i0,Z
} }
if (exception == EXCEPTION_TLBLOAD || exception == EXCEPTION_TLBSTORE) if (exception == EXCEPTION_TLBLOAD || exception == EXCEPTION_TLBSTORE)