Sprinter/mame
2
0
Fork 0
mirror of https://github.com/holub/mame synced 2025-07-06 10:29:38 +03:00
Code Issues Actions 4 Packages Projects Releases Wiki Activity

removed unused MCFG_PIC16C5x_T0_CB callbacks (nw)

Browse Source
This commit is contained in:
hap 2017-02-11 23:37:52 +01:00
parent 88022b4545
commit 608d545a60
9 changed files with 7 additions and 55 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/mame/drivers/blackt96.cpp
View File

@ -82,7 +82,6 @@ public:
required_shared_ptr<uint16_t> m_tilemapram;
DECLARE_WRITE16_MEMBER(blackt96_c0000_w);
DECLARE_WRITE16_MEMBER(blackt96_80000_w);
DECLARE_READ_LINE_MEMBER(PIC16C5X_T0_clk_r);
DECLARE_WRITE8_MEMBER(blackt96_soundio_port00_w);
DECLARE_READ8_MEMBER(blackt96_soundio_port01_r);
DECLARE_WRITE8_MEMBER(blackt96_soundio_port01_w);
@ -300,11 +299,6 @@ static GFXDECODE_START( blackt96 )
GFXDECODE_END
READ_LINE_MEMBER(blackt96_state::PIC16C5X_T0_clk_r)
{
return 0;
}
WRITE8_MEMBER(blackt96_state::blackt96_soundio_port00_w)
{
}
@ -355,7 +349,6 @@ static MACHINE_CONFIG_START( blackt96, blackt96_state )
MCFG_PIC16C5x_WRITE_B_CB(WRITE8(blackt96_state, blackt96_soundio_port01_w))
MCFG_PIC16C5x_READ_C_CB(READ8(blackt96_state, blackt96_soundio_port02_r))
MCFG_PIC16C5x_WRITE_C_CB(WRITE8(blackt96_state, blackt96_soundio_port02_w))
MCFG_PIC16C5x_T0_CB(READLINE(blackt96_state, PIC16C5X_T0_clk_r))
MCFG_GFXDECODE_ADD("gfxdecode", "palette", blackt96)

7
src/mame/drivers/drgnmst.cpp
View File

@ -176,12 +176,6 @@ WRITE8_MEMBER(drgnmst_state::drgnmst_snd_control_w)
}
READ_LINE_MEMBER(drgnmst_state::PIC16C5X_T0_clk_r)
{
return 0;
}
/***************************** 68000 Memory Map *****************************/
static ADDRESS_MAP_START( drgnmst_main_map, AS_PROGRAM, 16, drgnmst_state )
@ -389,7 +383,6 @@ static MACHINE_CONFIG_START( drgnmst, drgnmst_state )
MCFG_PIC16C5x_WRITE_B_CB(WRITE8(drgnmst_state, drgnmst_oki_w))
MCFG_PIC16C5x_READ_C_CB(READ8(drgnmst_state, drgnmst_snd_flag_r))
MCFG_PIC16C5x_WRITE_C_CB(WRITE8(drgnmst_state, drgnmst_snd_control_w))
MCFG_PIC16C5x_T0_CB(READLINE(drgnmst_state, PIC16C5X_T0_clk_r))
MCFG_GFXDECODE_ADD("gfxdecode", "palette", drgnmst)

7
src/mame/drivers/midzeus.cpp
View File

@ -1139,15 +1139,8 @@ static MACHINE_CONFIG_DERIVED( mk4, midzeus )
MCFG_MIDWAY_IOASIC_SHUFFLE_DEFAULT(1)
MACHINE_CONFIG_END
READ_LINE_MEMBER(midzeus_state::PIC16C5X_T0_clk_r)
{
return 0;
}
static MACHINE_CONFIG_DERIVED( invasn, midzeus )
MCFG_CPU_ADD("pic", PIC16C57, 8000000) /* ? */
MCFG_PIC16C5x_T0_CB(READLINE(midzeus_state, PIC16C5X_T0_clk_r))
MCFG_DEVICE_MODIFY("ioasic")
MCFG_MIDWAY_IOASIC_UPPER(468/* or 488 */)

13
src/mame/drivers/playmark.cpp
View File

@ -259,12 +259,6 @@ WRITE8_MEMBER(playmark_state::hrdtimes_snd_control_w)
}
READ_LINE_MEMBER(playmark_state::PIC16C5X_T0_clk_r)
{
return 0;
}
/***************************** 68000 Memory Maps ****************************/
static ADDRESS_MAP_START( bigtwin_main_map, AS_PROGRAM, 16, playmark_state )
@ -1225,7 +1219,6 @@ static MACHINE_CONFIG_START( bigtwin, playmark_state )
MCFG_PIC16C5x_WRITE_B_CB(WRITE8(playmark_state, playmark_oki_w))
MCFG_PIC16C5x_READ_C_CB(READ8(playmark_state, playmark_snd_flag_r))
MCFG_PIC16C5x_WRITE_C_CB(WRITE8(playmark_state, playmark_snd_control_w))
MCFG_PIC16C5x_T0_CB(READLINE(playmark_state, PIC16C5X_T0_clk_r))
MCFG_MACHINE_START_OVERRIDE(playmark_state,playmark)
MCFG_MACHINE_RESET_OVERRIDE(playmark_state,playmark)
@ -1266,7 +1259,6 @@ static MACHINE_CONFIG_START( bigtwinb, playmark_state )
MCFG_PIC16C5x_WRITE_B_CB(WRITE8(playmark_state, playmark_oki_w))
MCFG_PIC16C5x_READ_C_CB(READ8(playmark_state, playmark_snd_flag_r))
MCFG_PIC16C5x_WRITE_C_CB(WRITE8(playmark_state, playmark_snd_control_w))
MCFG_PIC16C5x_T0_CB(READLINE(playmark_state, PIC16C5X_T0_clk_r))
MCFG_MACHINE_START_OVERRIDE(playmark_state,playmark)
MCFG_MACHINE_RESET_OVERRIDE(playmark_state,playmark)
@ -1308,7 +1300,6 @@ static MACHINE_CONFIG_START( wbeachvl, playmark_state )
MCFG_PIC16C5x_READ_C_CB(READ8(playmark_state, playmark_snd_flag_r))
MCFG_PIC16C5x_WRITE_C_CB(WRITE8(playmark_state, playmark_snd_control_w))
// MCFG_PIC16C5x_WRITE_C_CB(WRITE8(playmark_state, hrdtimes_snd_control_w)) // probably closer to this, but this only supports 2 sample bank bits
MCFG_PIC16C5x_T0_CB(READLINE(playmark_state, PIC16C5X_T0_clk_r))
MCFG_EEPROM_SERIAL_93C46_ADD("eeprom")
MCFG_EEPROM_SERIAL_DEFAULT_VALUE(0)
@ -1352,7 +1343,6 @@ static MACHINE_CONFIG_START( excelsr, playmark_state )
MCFG_PIC16C5x_WRITE_B_CB(WRITE8(playmark_state, playmark_oki_w))
MCFG_PIC16C5x_READ_C_CB(READ8(playmark_state, playmark_snd_flag_r))
MCFG_PIC16C5x_WRITE_C_CB(WRITE8(playmark_state, playmark_snd_control_w))
MCFG_PIC16C5x_T0_CB(READLINE(playmark_state, PIC16C5X_T0_clk_r))
MCFG_MACHINE_START_OVERRIDE(playmark_state,playmark)
MCFG_MACHINE_RESET_OVERRIDE(playmark_state,playmark)
@ -1393,7 +1383,6 @@ static MACHINE_CONFIG_START( hrdtimes, playmark_state )
MCFG_PIC16C5x_WRITE_B_CB(WRITE8(playmark_state, playmark_oki_w))
MCFG_PIC16C5x_READ_C_CB(READ8(playmark_state, playmark_snd_flag_r))
MCFG_PIC16C5x_WRITE_C_CB(WRITE8(playmark_state, hrdtimes_snd_control_w))
MCFG_PIC16C5x_T0_CB(READLINE(playmark_state, PIC16C5X_T0_clk_r))
MCFG_DEVICE_DISABLE() /* Internal code is not dumped yet */
MCFG_MACHINE_START_OVERRIDE(playmark_state,playmark)
@ -1435,7 +1424,6 @@ static MACHINE_CONFIG_START( hotmind, playmark_state )
MCFG_PIC16C5x_WRITE_B_CB(WRITE8(playmark_state, playmark_oki_w))
MCFG_PIC16C5x_READ_C_CB(READ8(playmark_state, playmark_snd_flag_r))
MCFG_PIC16C5x_WRITE_C_CB(WRITE8(playmark_state, hrdtimes_snd_control_w))
MCFG_PIC16C5x_T0_CB(READLINE(playmark_state, PIC16C5X_T0_clk_r))
MCFG_EEPROM_SERIAL_93C46_ADD("eeprom")
MCFG_EEPROM_SERIAL_DEFAULT_VALUE(0)
@ -1482,7 +1470,6 @@ static MACHINE_CONFIG_START( luckboomh, playmark_state )
MCFG_PIC16C5x_WRITE_B_CB(WRITE8(playmark_state, playmark_oki_w))
MCFG_PIC16C5x_READ_C_CB(READ8(playmark_state, playmark_snd_flag_r))
MCFG_PIC16C5x_WRITE_C_CB(WRITE8(playmark_state, hrdtimes_snd_control_w))
MCFG_PIC16C5x_T0_CB(READLINE(playmark_state, PIC16C5X_T0_clk_r))
MCFG_NVRAM_ADD_0FILL("nvram")

5
src/mame/includes/drgnmst.h
View File

@ -16,8 +16,8 @@ public:
m_rowscrollram(*this, "rowscrollram"),
m_vidregs2(*this, "vidregs2"),
m_spriteram(*this, "spriteram"),
m_oki_1(*this, "oki1"),
m_oki_2(*this, "oki2") ,
m_oki_1(*this, "oki1"),
m_oki_2(*this, "oki2") ,
m_maincpu(*this, "maincpu"),
m_audiocpu(*this, "audiocpu"),
m_gfxdecode(*this, "gfxdecode"),
@ -58,7 +58,6 @@ public:
DECLARE_WRITE8_MEMBER(drgnmst_pcm_banksel_w);
DECLARE_WRITE8_MEMBER(drgnmst_oki_w);
DECLARE_WRITE8_MEMBER(drgnmst_snd_control_w);
DECLARE_READ_LINE_MEMBER(PIC16C5X_T0_clk_r);
DECLARE_WRITE16_MEMBER(drgnmst_fg_videoram_w);
DECLARE_WRITE16_MEMBER(drgnmst_bg_videoram_w);
DECLARE_WRITE16_MEMBER(drgnmst_md_videoram_w);

11
src/mame/includes/midzeus.h
View File

@ -15,11 +15,11 @@ class midzeus_state : public driver_device
public:
midzeus_state(const machine_config &mconfig, device_type type, const char *tag)
: driver_device(mconfig, type, tag),
m_nvram(*this, "nvram"),
m_ram_base(*this, "ram_base"),
m_linkram(*this, "linkram"),
m_tms32031_control(*this, "tms32031_ctl"),
m_zeusbase(*this, "zeusbase") ,
m_nvram(*this, "nvram"),
m_ram_base(*this, "ram_base"),
m_linkram(*this, "linkram"),
m_tms32031_control(*this, "tms32031_ctl"),
m_zeusbase(*this, "zeusbase") ,
m_m48t35(*this, "m48t35"),
m_maincpu(*this, "maincpu"),
m_screen(*this, "screen"),
@ -53,7 +53,6 @@ public:
DECLARE_WRITE32_MEMBER(analog_w);
DECLARE_WRITE32_MEMBER(invasn_gun_w);
DECLARE_READ32_MEMBER(invasn_gun_r);
DECLARE_READ_LINE_MEMBER(PIC16C5X_T0_clk_r);
DECLARE_READ32_MEMBER(zeus_r);
DECLARE_WRITE32_MEMBER(zeus_w);
DECLARE_CUSTOM_INPUT_MEMBER(custom_49way_r);

1
src/mame/includes/playmark.h
View File

@ -71,7 +71,6 @@ public:
DECLARE_WRITE8_MEMBER(playmark_oki_w);
DECLARE_WRITE8_MEMBER(playmark_snd_control_w);
DECLARE_WRITE8_MEMBER(hrdtimes_snd_control_w);
DECLARE_READ_LINE_MEMBER(PIC16C5X_T0_clk_r);
DECLARE_WRITE16_MEMBER(wbeachvl_txvideoram_w);
DECLARE_WRITE16_MEMBER(wbeachvl_fgvideoram_w);
DECLARE_WRITE16_MEMBER(wbeachvl_bgvideoram_w);

7
src/mame/machine/midwayic.cpp
View File

@ -221,12 +221,6 @@ void midway_serial_pic_emu_device::device_start()
}
READ_LINE_MEMBER(midway_serial_pic_emu_device::PIC16C5X_T0_clk_r)
{
// printf("%s: PIC16C5X_T0_clk_r\n", machine().describe_context());
return 0;
}
READ8_MEMBER(midway_serial_pic_emu_device::read_a)
{
// printf("%s: read_a\n", space.machine().describe_context());
@ -269,7 +263,6 @@ static MACHINE_CONFIG_FRAGMENT( midway_pic )
MCFG_PIC16C5x_WRITE_B_CB(WRITE8(midway_serial_pic_emu_device, write_b))
MCFG_PIC16C5x_READ_C_CB(READ8(midway_serial_pic_emu_device, read_c))
MCFG_PIC16C5x_WRITE_C_CB(WRITE8(midway_serial_pic_emu_device, write_c))
MCFG_PIC16C5x_T0_CB(READLINE(midway_serial_pic_emu_device, PIC16C5X_T0_clk_r))
MACHINE_CONFIG_END
machine_config_constructor midway_serial_pic_emu_device::device_mconfig_additions() const

4
src/mame/machine/midwayic.h
View File

@ -62,7 +62,6 @@ public:
midway_serial_pic_emu_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);
midway_serial_pic_emu_device(const machine_config &mconfig, device_type type, const char *name, const char *tag, device_t *owner, uint32_t clock, const char *shortname, const char *source);
DECLARE_READ_LINE_MEMBER(PIC16C5X_T0_clk_r);
DECLARE_READ8_MEMBER(read_a);
DECLARE_READ8_MEMBER(read_b);
DECLARE_READ8_MEMBER(read_c);
@ -70,9 +69,6 @@ public:
DECLARE_WRITE8_MEMBER(write_b);
DECLARE_WRITE8_MEMBER(write_c);
protected:
// device-level overrides
virtual machine_config_constructor device_mconfig_additions() const override;