Sprinter/mame
2
0
Fork 0
mirror of https://github.com/holub/mame synced 2025-07-04 17:38:08 +03:00
Code Issues Actions 36 Packages Projects Releases Wiki Activity

chessmachine: add sync on one side (nw)

Browse Source
This commit is contained in:
hap 2019-06-01 14:05:47 +02:00
parent 22b7b3f4de
commit 6ac78c837c
2 changed files with 17 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
src/mame/machine/chessmachine.cpp
View File

@ -25,10 +25,6 @@ CPU speed. It should be around 14-16MHz. The ARM CPU is rated 12MHz, they
probably went for this solution to get optimum possible speed for each module.
TODO:
- DR/EC sometimes gives "Risc communication error 21 (Put byte error)" at boot,
the game will retry and succeed. The problem goes away with perfect quantum.
But mrisc/mrisc2 is even worse, even with sync points(eg. using gen_latch), so
that one was given perfect quantum to fix it.
- is interrupt handling correct?
*/
@ -72,17 +68,27 @@ void chessmachine_device::device_start()
// external handlers
//-------------------------------------------------
void chessmachine_device::sync0_callback(void *ptr, s32 param)
{
m_latch[0] = (m_latch[0] & 0x80) | param;
}
void chessmachine_device::data0_w(int state)
{
m_latch[0] = (m_latch[0] & 0x80) | (state ? 1 : 0);
machine().scheduler().synchronize(timer_expired_delegate(FUNC(chessmachine_device::sync0_callback), this), state ? 1 : 0);
}
void chessmachine_device::sync1_callback(void *ptr, s32 param)
{
m_latch[0] = (m_latch[0] & 1) | param;
// cause interrupt?
m_maincpu->set_input_line(ARM_FIRQ_LINE, param ? ASSERT_LINE : CLEAR_LINE);
}
void chessmachine_device::data1_w(int state)
{
m_latch[0] = (m_latch[0] & 1) | (state ? 0x80 : 0);
// cause interrupt?
m_maincpu->set_input_line(ARM_FIRQ_LINE, state ? ASSERT_LINE : CLEAR_LINE);
machine().scheduler().synchronize(timer_expired_delegate(FUNC(chessmachine_device::sync1_callback), this), state ? 0x80 : 0);
}
void chessmachine_device::reset_w(int state)

2
src/mame/machine/chessmachine.h
View File

@ -43,6 +43,8 @@ private:
devcb_write_line m_data_out;
u8 m_latch[2];
void sync0_callback(void *ptr, s32 param);
void sync1_callback(void *ptr, s32 param);
DECLARE_READ8_MEMBER(internal_r) { return m_latch[0]; }
DECLARE_WRITE8_MEMBER(internal_w) { m_latch[1] = data & 1; m_data_out(m_latch[1]); }