Sprinter/mame
2
0
Fork 0
mirror of https://github.com/holub/mame synced 2025-05-23 14:19:01 +03:00
Code Issues Actions 3 Packages Projects Releases Wiki Activity

(unneeded var)

Browse Source
This commit is contained in:
Michaël Banaan Ananas 2012-07-15 23:44:38 +00:00
parent e5ed0ffaec
commit 6eaa518333
1 changed files with 4 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/emu/cpu/mc68hc11/hc11ops.c
View File

@ -2529,10 +2529,9 @@ static void HC11OP(puly)(hc11_state *cpustate)
/* ROLA 0x49 */ /* ROLA 0x49 */
static void HC11OP(rola)(hc11_state *cpustate) static void HC11OP(rola)(hc11_state *cpustate)
{ {
UINT8 c = (REG_A & 0x80);
UINT16 r = ((REG_A & 0x7f) << 1) | (cpustate->ccr & CC_C ? 1 : 0); UINT16 r = ((REG_A & 0x7f) << 1) | (cpustate->ccr & CC_C ? 1 : 0);
CLEAR_NZVC(cpustate); CLEAR_NZVC(cpustate);
cpustate->ccr |= (c & 0x80) ? CC_C : 0; cpustate->ccr |= (REG_A & 0x80) ? CC_C : 0;
REG_A = (UINT8)(r); REG_A = (UINT8)(r);
SET_N8(REG_A); SET_N8(REG_A);
SET_Z8(REG_A); SET_Z8(REG_A);
@ -2549,10 +2548,9 @@ static void HC11OP(rola)(hc11_state *cpustate)
/* ROLB 0x59 */ /* ROLB 0x59 */
static void HC11OP(rolb)(hc11_state *cpustate) static void HC11OP(rolb)(hc11_state *cpustate)
{ {
UINT8 c = (REG_B & 0x80);
UINT16 r = ((REG_B & 0x7f) << 1) | (cpustate->ccr & CC_C ? 1 : 0); UINT16 r = ((REG_B & 0x7f) << 1) | (cpustate->ccr & CC_C ? 1 : 0);
CLEAR_NZVC(cpustate); CLEAR_NZVC(cpustate);
cpustate->ccr |= (c & 0x80) ? CC_C : 0; cpustate->ccr |= (REG_B & 0x80) ? CC_C : 0;
REG_B = (UINT8)(r); REG_B = (UINT8)(r);
SET_N8(REG_B); SET_N8(REG_B);
SET_Z8(REG_B); SET_Z8(REG_B);
@ -2636,10 +2634,9 @@ static void HC11OP(rol_indy)(hc11_state *cpustate)
/* RORA 0x46 */ /* RORA 0x46 */
static void HC11OP(rora)(hc11_state *cpustate) static void HC11OP(rora)(hc11_state *cpustate)
{ {
UINT8 c = (REG_A & 1);
UINT16 r = ((REG_A & 0x7f) >> 1) | (cpustate->ccr & CC_C ? 0x80 : 0); UINT16 r = ((REG_A & 0x7f) >> 1) | (cpustate->ccr & CC_C ? 0x80 : 0);
CLEAR_NZVC(cpustate); CLEAR_NZVC(cpustate);
cpustate->ccr |= (c & 1) ? CC_C : 0; cpustate->ccr |= (REG_A & 1) ? CC_C : 0;
REG_A = (UINT8)(r); REG_A = (UINT8)(r);
SET_N8(REG_A); SET_N8(REG_A);
SET_Z8(REG_A); SET_Z8(REG_A);
@ -2656,10 +2653,9 @@ static void HC11OP(rora)(hc11_state *cpustate)
/* RORB 0x56 */ /* RORB 0x56 */
static void HC11OP(rorb)(hc11_state *cpustate) static void HC11OP(rorb)(hc11_state *cpustate)
{ {
UINT8 c = (REG_B & 1);
UINT16 r = ((REG_B & 0x7f) >> 1) | (cpustate->ccr & CC_C ? 0x80 : 0); UINT16 r = ((REG_B & 0x7f) >> 1) | (cpustate->ccr & CC_C ? 0x80 : 0);
CLEAR_NZVC(cpustate); CLEAR_NZVC(cpustate);
cpustate->ccr |= (c & 1) ? CC_C : 0; cpustate->ccr |= (REG_B & 1) ? CC_C : 0;
REG_B = (UINT8)(r); REG_B = (UINT8)(r);
SET_N8(REG_B); SET_N8(REG_B);
SET_Z8(REG_B); SET_Z8(REG_B);