Sprinter/mame
2
0
Fork 0
mirror of https://github.com/holub/mame synced 2025-07-04 17:38:08 +03:00
Code Issues Actions 36 Packages Projects Releases Wiki Activity

gt64xxx: Buffer multiple writes for PCI stall. Fixes MT 06636 (calspeed).

Browse Source
This commit is contained in:
Ted Green 2017-07-29 13:20:48 -06:00
parent fae0dfede6
commit 70115f6f25
2 changed files with 33 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

43
src/devices/machine/gt64xxx.cpp
View File

@ -238,6 +238,7 @@ void gt64xxx_device::device_start()
save_item(NAME(m_pci_stall_state));
save_item(NAME(m_retry_count));
save_item(NAME(m_pci_cpu_stalled));
save_item(NAME(m_stall_windex));
save_item(NAME(m_cpu_stalled_offset));
save_item(NAME(m_cpu_stalled_data));
save_item(NAME(m_cpu_stalled_mem_mask));
@ -312,9 +313,7 @@ void gt64xxx_device::device_reset()
m_pci_stall_state = 0;
m_retry_count = 0;
m_pci_cpu_stalled = 0;
m_cpu_stalled_offset = 0;
m_cpu_stalled_data = 0;
m_cpu_stalled_mem_mask = 0;
m_stall_windex = 0;
m_dma_active = 0;
m_dma_timer->adjust(attotime::never);
@ -473,11 +472,20 @@ WRITE_LINE_MEMBER(gt64xxx_device::pci_stall)
// Check if it is a stalled cpu access and re-issue
if (m_pci_cpu_stalled) {
m_pci_cpu_stalled = 0;
// master_mem0_w -- Should actually be checking for master_mem1_w as well
this->space(AS_PCI_MEM).write_dword((m_reg[GREG_PCI_MEM0_LO] << 21) | (m_cpu_stalled_offset * 4), m_cpu_stalled_data, m_cpu_stalled_mem_mask);
int index = 0;
// Should actually check for a stall after each write...
while (m_stall_windex > 0) {
// master_mem0_w -- Should actually be checking for master_mem1_w as well
this->space(AS_PCI_MEM).write_dword((m_reg[GREG_PCI_MEM0_LO] << 21) | (m_cpu_stalled_offset[index] * 4),
m_cpu_stalled_data[index], m_cpu_stalled_mem_mask[index]);
LOGGALILEO("pci_stall: Writing index: %d offset: %08x data: %08x mask: %08x\n",
index, m_cpu_stalled_offset[index] * 4, m_cpu_stalled_data[index], m_cpu_stalled_mem_mask[index]);
m_stall_windex--;
index++;
}
/* resume CPU execution */
machine().scheduler().trigger(45678);
LOGGALILEO("Resuming CPU on PCI Stall offset=0x%08X data=0x%08X\n", m_cpu_stalled_offset * 4, m_cpu_stalled_data);
LOGGALILEO("Resuming CPU on PCI Stall\n");
}
}
@ -506,14 +514,21 @@ READ32_MEMBER (gt64xxx_device::master_mem0_r)
WRITE32_MEMBER (gt64xxx_device::master_mem0_w)
{
if (m_pci_stall_state) {
// Save the write data and stall the cpu
m_pci_cpu_stalled = 1;
m_cpu_stalled_offset = offset;
m_cpu_stalled_data = data;
m_cpu_stalled_mem_mask = mem_mask;
// Stall cpu until trigger
m_cpu_space->device().execute().spin_until_trigger(45678);
LOGMASKED(LOG_GALILEO | LOG_PCI, "%08X:Stalling CPU on PCI Stall\n", m_cpu_space->device().safe_pc());
if (m_stall_windex < 2) {
// Save the write data and stall the cpu
// For some reason sometimes two writes get through before the cpu is stalled (calspeed) so need to store multiple accesses.
m_pci_cpu_stalled = 1;
m_cpu_stalled_offset[m_stall_windex] = offset;
m_cpu_stalled_data[m_stall_windex] = data;
m_cpu_stalled_mem_mask[m_stall_windex] = mem_mask;
m_stall_windex++;
// Stall cpu until trigger
m_cpu_space->device().execute().spin_until_trigger(45678);
LOGMASKED(LOG_GALILEO | LOG_PCI, "%08X:Stalling CPU on PCI Stall\n", m_cpu_space->device().safe_pc());
}
else {
fatalerror("master_mem0_w: m_stall_windex full\n");
}
return;
}
this->space(AS_PCI_MEM).write_dword((m_reg[GREG_PCI_MEM0_LO]<<21) | (offset*4), data, mem_mask);

7
src/devices/machine/gt64xxx.h
View File

@ -144,9 +144,10 @@ private:
int m_pci_stall_state;
int m_retry_count;
int m_pci_cpu_stalled;
uint32_t m_cpu_stalled_offset;
uint32_t m_cpu_stalled_data;
uint32_t m_cpu_stalled_mem_mask;
uint32_t m_stall_windex;
uint32_t m_cpu_stalled_offset[2];
uint32_t m_cpu_stalled_data[2];
uint32_t m_cpu_stalled_mem_mask[2];
address_space_config m_mem_config, m_io_config;