mirror of
https://github.com/holub/mame
synced 2025-04-23 00:39:36 +03:00
news_68k: wip (nw)
NetBSD 9.0 installs and runs; NEWS-OS boots the kernel but hangs during startup sequence. * corrected timer logic * corrected floppy dma * connected irq 1 and 2 * corrected dip switch mapping * mapped some graphics hardware
This commit is contained in:
Patrick Mackinlay
parent
c6ab4597bc
commit
785e9a3325
@ -30,6 +30,7 @@
|
||||
|
||||
// video
|
||||
#include "screen.h"
|
||||
#include "video/bt45x.h"
|
||||
|
||||
// busses and connectors
|
||||
#include "machine/nscsi_bus.h"
|
||||
@ -46,6 +47,8 @@
|
||||
#define VERBOSE 0
|
||||
#include "logmacro.h"
|
||||
|
||||
#define GRAPHICS 0
|
||||
|
||||
class news_68k_state : public driver_device
|
||||
{
|
||||
public:
|
||||
@ -61,10 +64,16 @@ public:
|
||||
, m_scsi(*this, "scsi:7:cxd1180")
|
||||
, m_hid(*this, "hid")
|
||||
, m_serial(*this, "serial%u", 0U)
|
||||
, m_scsibus(*this, "scsi")
|
||||
, m_scc_irq(*this, "scc_irq")
|
||||
, m_fdc_irq(*this, "fdc_irq")
|
||||
, m_irq5(*this, "irq5")
|
||||
, m_irq7(*this, "irq7")
|
||||
, m_sw1(*this, "SW1")
|
||||
, m_eprom(*this, "eprom")
|
||||
, m_led(*this, "led%u", 0U)
|
||||
#if GRAPHICS
|
||||
, m_screen(*this, "screen")
|
||||
, m_ramdac(*this, "ramdac")
|
||||
, m_vram(*this, "vram")
|
||||
#endif
|
||||
{
|
||||
}
|
||||
|
||||
@ -102,6 +111,10 @@ protected:
|
||||
|
||||
u32 bus_error_r();
|
||||
|
||||
#if GRAPHICS
|
||||
u32 screen_update(screen_device &screen, bitmap_rgb32 &bitmap, rectangle const &cliprect) { return 0; }
|
||||
#endif
|
||||
|
||||
private:
|
||||
DECLARE_FLOPPY_FORMATS(floppy_formats);
|
||||
|
||||
@ -113,43 +126,54 @@ private:
|
||||
required_device<z80scc_device> m_scc;
|
||||
required_device<am7990_device> m_net;
|
||||
required_device<upd72067_device> m_fdc;
|
||||
required_device<ncr5380n_device> m_scsi;
|
||||
required_device<cxd1180_device> m_scsi;
|
||||
required_device<news_hid_hle_device> m_hid;
|
||||
|
||||
required_device_array<rs232_port_device, 2> m_serial;
|
||||
required_device<nscsi_bus_device> m_scsibus;
|
||||
|
||||
required_device<input_merger_device> m_scc_irq;
|
||||
required_device<input_merger_device> m_fdc_irq;
|
||||
required_device<input_merger_device> m_irq5;
|
||||
required_device<input_merger_device> m_irq7;
|
||||
required_ioport m_sw1;
|
||||
|
||||
required_region_ptr<u32> m_eprom;
|
||||
std::unique_ptr<u16[]> m_net_ram;
|
||||
output_finder<2> m_led;
|
||||
|
||||
#if GRAPHICS
|
||||
required_device<screen_device> m_screen;
|
||||
required_device<bt458_device> m_ramdac;
|
||||
required_device<ram_device> m_vram;
|
||||
#endif
|
||||
|
||||
emu_timer *m_timer;
|
||||
|
||||
u8 m_intst;
|
||||
u8 m_parity_vector;
|
||||
bool m_int_state[2];
|
||||
bool m_scc_irq_state;
|
||||
bool m_parity_irq_state;
|
||||
};
|
||||
|
||||
void news_68k_state::machine_start()
|
||||
{
|
||||
m_led.resolve();
|
||||
|
||||
m_net_ram = std::make_unique<u16[]>(8192);
|
||||
|
||||
m_timer = machine().scheduler().timer_alloc(timer_expired_delegate(FUNC(news_68k_state::timer), this));
|
||||
|
||||
m_intst = 0;
|
||||
for (bool &int_state : m_int_state)
|
||||
int_state = false;
|
||||
|
||||
m_scc_irq_state = false;
|
||||
m_parity_irq_state = false;
|
||||
}
|
||||
|
||||
void news_68k_state::machine_reset()
|
||||
{
|
||||
// eprom is mapped at 0 after reset
|
||||
m_cpu->space(0).install_rom(0x00000000, 0x0000ffff, m_eprom);
|
||||
|
||||
m_timer->adjust(attotime::from_hz(100), 0, attotime::from_hz(100));
|
||||
}
|
||||
|
||||
void news_68k_state::init_common()
|
||||
@ -162,37 +186,52 @@ void news_68k_state::cpu_map(address_map &map)
|
||||
{
|
||||
map(0xe0000000, 0xe000ffff).rom().region("eprom", 0);
|
||||
|
||||
// 0xe0c40000 // centronics
|
||||
map(0xe0c80000, 0xe0c80003).m(m_fdc, FUNC(upd72067_device::map));
|
||||
//map(0xe0c80100, 0xe0c80100); // fdc psuedo - dma ?
|
||||
//map(0xe0cc0000, 0xe0cc0007).m(m_scsi, FUNC(ncr5380n_device::map));
|
||||
map(0xe0cc0000, 0xe0cc0007).rw(m_scsi, FUNC(ncr5380n_device::read), FUNC(ncr5380n_device::write));
|
||||
map(0xe0c80100, 0xe0c80100).rw(m_fdc, FUNC(upd72067_device::dma_r), FUNC(upd72067_device::dma_w));
|
||||
map(0xe0cc0000, 0xe0cc0007).m(m_scsi, FUNC(ncr5380n_device::map));
|
||||
|
||||
map(0xe0d00000, 0xe0d00007).m(m_hid, FUNC(news_hid_hle_device::map_68k));
|
||||
map(0xe0d40000, 0xe0d40003).rw(m_scc, FUNC(z80scc_device::ab_dc_r), FUNC(z80scc_device::ab_dc_w));
|
||||
map(0xe0d80000, 0xe0d807ff).rw(m_rtc, FUNC(m48t02_device::read), FUNC(m48t02_device::write));
|
||||
map(0xe0dc0000, 0xe0dc0000).lw8([this](u8 data) { logerror("debug_w 0x%02x\n", data); }, "debug_w");
|
||||
map(0xe0dc0000, 0xe0dc0000).lw8([this](u8 data) { m_led[0] = BIT(data, 0); m_led[1] = BIT(data, 1); }, "led_w");
|
||||
|
||||
map(0xe0e00000, 0xe0e03fff).lrw16(
|
||||
[this](offs_t offset) { return m_net_ram[offset]; }, "net_ram_r",
|
||||
[this](offs_t offset, u16 data, u16 mem_mask) { COMBINE_DATA(&m_net_ram[offset]); }, "net_ram_w");
|
||||
map(0xe0e80000, 0xe0e80017).m(m_dma, FUNC(dmac_0266_device::map));
|
||||
|
||||
// e0ec0000 // sound board
|
||||
map(0xe0f00000, 0xe0f00003).rw(m_net, FUNC(am7990_device::regs_r), FUNC(am7990_device::regs_w));
|
||||
// e0f40000
|
||||
//map(0xe0f40000, 0xe0f40000).lr8([]() { return 0xfb; }, "scc_ridsr_r");
|
||||
|
||||
map(0xe1000000, 0xe1000000).w(FUNC(news_68k_state::timer_w));
|
||||
map(0xe1080000, 0xe1080000).lw8([this](u8 data) { logerror("parity enable 0x%02x\n", data); }, "parity_enable_w");
|
||||
map(0xe1180000, 0xe1180000).lw8([this](u8 data) { logerror("intl2 enable 0x%02x\n", data); }, "intl2_enable_w");
|
||||
map(0xe1200000, 0xe1200000).lw8([this](u8 data) { m_cpu->space(0).install_ram(0x00000000, m_ram->mask(), 0xc0000000, m_ram->pointer()); }, "ram_enable");
|
||||
map(0xe1280000, 0xe1280000).lw8([this](u8 data) { logerror("ast enable 0x%02x\n", data); }, "ast_enable_w");
|
||||
map(0xe1300000, 0xe1300000).lw8([this](u8 data) { logerror("cache enable 0x%02x (%s)\n", data, machine().describe_context()); }, "cache_enable_w");
|
||||
map(0xe1900000, 0xe1900000).lw8([this](u8 data) { logerror("cache clear 0x%02x\n", data); }, "cache_clear_w");
|
||||
map(0xe1a00000, 0xe1a00000).lw8([this](u8 data) { logerror("parity clear 0x%02x\n", data); }, "parity_clear_w");
|
||||
|
||||
map(0xe1080000, 0xe1080000).lw8([this](u8 data) { LOG("parity check enable 0x%02x\n", data); }, "parity_check_enable_w");
|
||||
map(0xe1180000, 0xe1180000).lw8([this](u8 data) { m_cpu->set_input_line(INPUT_LINE_IRQ2, bool(data)); }, "irq2_w");
|
||||
map(0xe1200000, 0xe1200000).lw8([this](u8 data) { m_cpu->space(0).install_ram(0, m_ram->mask(), 0xc0000000, m_ram->pointer()); }, "ram_enable");
|
||||
map(0xe1280000, 0xe1280000).lw8([this](u8 data) { m_cpu->set_input_line(INPUT_LINE_IRQ1, bool(data)); }, "ast_w");
|
||||
map(0xe1300000, 0xe1300000).lw8([this](u8 data) { LOG("cache enable 0x%02x (%s)\n", data, machine().describe_context()); }, "cache_enable_w");
|
||||
// 0xe1380000 // power on/off
|
||||
map(0xe1900000, 0xe1900000).lw8([this](u8 data) { LOG("cache clear 0x%02x\n", data); }, "cache_clear_w");
|
||||
map(0xe1a00000, 0xe1a00000).lw8([this](u8 data) { LOG("parity interrupt clear 0x%02x\n", data); }, "parity_interrupt_clear_w");
|
||||
// 0xe1b00000 // fdc vfo external/internal
|
||||
map(0xe1c00000, 0xe1c000ff).rom().region("idrom", 0);
|
||||
map(0xe1c00100, 0xe1c00103).portr("SW1");
|
||||
map(0xe1c00200, 0xe1c00203).lr8([this]() { return m_intst; }, "intst_r");
|
||||
map(0xe1c00100, 0xe1c00103).lr8([this]() { return u8(m_sw1->read()); }, "sw1_r");
|
||||
// HACK: disable fdc irq for NetBSD
|
||||
map(0xe1c00200, 0xe1c00200).lrw8([this]() { return m_intst; }, "intst_r", [this](u8 data) { irq_w<FDC>(0); m_parity_vector = data; }, "parity_vector_w");
|
||||
|
||||
// external I/O
|
||||
map(0xf0000000, 0xffffffff).r(FUNC(news_68k_state::bus_error_r));
|
||||
#if GRAPHICS
|
||||
// POPC
|
||||
//map(0xf0fc0000, 0xf0fc0003).unmaprw();
|
||||
// f0fc0000 & 0x40 == 0x00 -> popm
|
||||
// f0fc0000 & 0xc0 == 0xc0 -> popc
|
||||
map(0xf0fc0000, 0xf0fc0001).lr16([]() {return 0x00c0; }, "popc_probe"); // lower 2 bits give busy state
|
||||
map(0xf0fc4000, 0xf0fc4007).m(m_ramdac, FUNC(bt458_device::map)).umask32(0x00ff00ff);
|
||||
|
||||
//map(0xf0fc0000, 0xf10bffff).rom().region("krom", 0);
|
||||
#endif
|
||||
|
||||
// 0xf0c30000 expansion lance #1
|
||||
// 0xf0c20000 lance #1 memory
|
||||
@ -201,6 +240,8 @@ void news_68k_state::cpu_map(address_map &map)
|
||||
// 0xf0c60000 lance #2 memory
|
||||
// 0xf0c78000 lance #2 etherid
|
||||
|
||||
// 0xf0d04000 isdn?
|
||||
|
||||
// 0xf0f00000 nwb512_base
|
||||
// 0xf0fc0000 nwb512krom_base
|
||||
// 0xf0700000 nwb225_base
|
||||
@ -209,15 +250,13 @@ void news_68k_state::cpu_map(address_map &map)
|
||||
|
||||
void news_68k_state::cpu_autovector_map(address_map &map)
|
||||
{
|
||||
map.global_mask(0xffffffff);
|
||||
|
||||
map(0xfffffff3, 0xfffffff3).lr8(NAME([]() { return m68000_base_device::autovector(1); }));
|
||||
map(0xfffffff5, 0xfffffff5).lr8(NAME([]() { return m68000_base_device::autovector(2); }));
|
||||
map(0xfffffff7, 0xfffffff7).lr8(NAME([]() { return m68000_base_device::autovector(3); }));
|
||||
map(0xfffffff9, 0xfffffff9).lr8(NAME([]() { return m68000_base_device::autovector(4); }));
|
||||
map(0xfffffffb, 0xfffffffb).lr8(NAME([this]() { return m_scc_irq_state ? m_scc->m1_r() : m68000_base_device::autovector(5); }));
|
||||
map(0xfffffffd, 0xfffffffd).lr8(NAME([]() { return m68000_base_device::autovector(6); }));
|
||||
map(0xffffffff, 0xffffffff).lr8(NAME([]() { return m68000_base_device::autovector(7); }));
|
||||
map(0xffffffff, 0xffffffff).lr8(NAME([this]() { return m_parity_irq_state ? m_parity_vector : m68000_base_device::autovector(7); }));
|
||||
}
|
||||
|
||||
template <news_68k_state::irq_number Number> void news_68k_state::irq_w(int state)
|
||||
@ -254,16 +293,15 @@ void news_68k_state::timer_w(u8 data)
|
||||
{
|
||||
LOG("timer_w 0x%02x\n", data);
|
||||
|
||||
m_timer->set_param(data);
|
||||
|
||||
if (!data)
|
||||
if (data)
|
||||
m_timer->adjust(attotime::from_hz(100));
|
||||
else
|
||||
m_cpu->set_input_line(INPUT_LINE_IRQ6, CLEAR_LINE);
|
||||
}
|
||||
|
||||
void news_68k_state::timer(void *ptr, s32 param)
|
||||
{
|
||||
if (param)
|
||||
m_cpu->set_input_line(INPUT_LINE_IRQ6, ASSERT_LINE);
|
||||
m_cpu->set_input_line(INPUT_LINE_IRQ6, ASSERT_LINE);
|
||||
}
|
||||
|
||||
u32 news_68k_state::bus_error_r()
|
||||
@ -289,9 +327,9 @@ void news_68k_state::common(machine_config &config)
|
||||
// 16 SIMM slots for RAM arranged as two groups of 8 slots, with each bank
|
||||
// corresponding to a pair of slots in each group; first bank soldered in
|
||||
RAM(config, m_ram);
|
||||
m_ram->set_default_size("4M");
|
||||
m_ram->set_default_size("8M");
|
||||
// TODO: assume only 1M modules are supported
|
||||
m_ram->set_extra_options("8M,12M,16M");
|
||||
m_ram->set_extra_options("4M,12M,16M");
|
||||
m_ram->set_default_value(0);
|
||||
|
||||
M48T02(config, m_rtc);
|
||||
@ -299,19 +337,19 @@ void news_68k_state::common(machine_config &config)
|
||||
DMAC_0266(config, m_dma, 0);
|
||||
m_dma->set_bus(m_cpu, 0);
|
||||
|
||||
INPUT_MERGER_ANY_HIGH(config, m_scc_irq);
|
||||
m_scc_irq->output_handler().set_inputline(m_cpu, INPUT_LINE_IRQ5);
|
||||
INPUT_MERGER_ANY_HIGH(config, m_irq5);
|
||||
m_irq5->output_handler().set_inputline(m_cpu, INPUT_LINE_IRQ5);
|
||||
|
||||
SCC85C30(config, m_scc, 3993600);
|
||||
m_scc->out_int_callback().set(
|
||||
[this](int state)
|
||||
{
|
||||
m_scc_irq_state = bool(state);
|
||||
m_scc_irq->in_w<2>(state);
|
||||
m_irq5->in_w<2>(state);
|
||||
});
|
||||
|
||||
// scc channel A
|
||||
RS232_PORT(config, m_serial[0], default_rs232_devices, nullptr);
|
||||
RS232_PORT(config, m_serial[0], default_rs232_devices, GRAPHICS ? nullptr : "terminal");
|
||||
m_serial[0]->cts_handler().set(m_scc, FUNC(z80scc_device::ctsa_w));
|
||||
m_serial[0]->dcd_handler().set(m_scc, FUNC(z80scc_device::dcda_w));
|
||||
m_serial[0]->rxd_handler().set(m_scc, FUNC(z80scc_device::rxa_w));
|
||||
@ -328,19 +366,19 @@ void news_68k_state::common(machine_config &config)
|
||||
|
||||
AM7990(config, m_net);
|
||||
m_net->intr_out().set(FUNC(news_68k_state::irq_w<LANCE>)).invert();
|
||||
m_net->dma_in().set([this](offs_t offset) { return m_net_ram[offset >> 1]; });
|
||||
m_net->dma_out().set([this](offs_t offset, u16 data, u16 mem_mask) { COMBINE_DATA(&m_net_ram[offset >> 1]); });
|
||||
m_net->dma_in().set([this](offs_t offset) { return m_net_ram[(offset >> 1) & 0x1fff]; });
|
||||
m_net->dma_out().set([this](offs_t offset, u16 data, u16 mem_mask) { COMBINE_DATA(&m_net_ram[(offset >> 1) & 0x1fff]); });
|
||||
|
||||
INPUT_MERGER_ANY_HIGH(config, m_fdc_irq);
|
||||
m_fdc_irq->output_handler().set(FUNC(news_68k_state::irq_w<FDC>));
|
||||
INPUT_MERGER_ANY_HIGH(config, m_irq7);
|
||||
m_irq7->output_handler().set_inputline(m_cpu, INPUT_LINE_IRQ7);
|
||||
|
||||
UPD72067(config, m_fdc, 16_MHz_XTAL);
|
||||
m_fdc->intrq_wr_callback().set(m_fdc_irq, FUNC(input_merger_any_high_device::in_w<0>));
|
||||
m_fdc->drq_wr_callback().set(m_fdc_irq, FUNC(input_merger_any_high_device::in_w<1>));
|
||||
m_fdc->intrq_wr_callback().set(FUNC(news_68k_state::irq_w<FDC>));
|
||||
m_fdc->drq_wr_callback().set(m_irq7, FUNC(input_merger_device::in_w<0>));
|
||||
FLOPPY_CONNECTOR(config, "fdc:0", "35hd", FLOPPY_35_HD, true, floppy_formats).enable_sound(false);
|
||||
|
||||
// scsi bus and devices
|
||||
NSCSI_BUS(config, m_scsibus);
|
||||
NSCSI_BUS(config, "scsi");
|
||||
|
||||
/*
|
||||
* CDC WREN V HH 94221-5 (5.25" half-height SCSI-1 single-ended)
|
||||
@ -358,22 +396,37 @@ void news_68k_state::common(machine_config &config)
|
||||
NSCSI_CONNECTOR(config, "scsi:6", news_scsi_devices, nullptr);
|
||||
|
||||
// scsi host adapter
|
||||
NSCSI_CONNECTOR(config, "scsi:7").option_set("cxd1180", NCR5380N).machine_config(
|
||||
NSCSI_CONNECTOR(config, "scsi:7").option_set("cxd1180", CXD1180).machine_config(
|
||||
[this](device_t *device)
|
||||
{
|
||||
ncr5380n_device &adapter = downcast<ncr5380n_device &>(*device);
|
||||
cxd1180_device &adapter = downcast<cxd1180_device &>(*device);
|
||||
|
||||
adapter.irq_handler().set(*this, FUNC(news_68k_state::irq_w<SCSI>));
|
||||
adapter.drq_handler().set(m_dma, FUNC(dmac_0266_device::drq_w));
|
||||
|
||||
//subdevice<dmac_0266_device>(":dma")->out_eop_cb().set(adapter, FUNC(ncr5380n_device::eop_w));
|
||||
subdevice<dmac_0266_device>(":dma")->dma_r_cb().set(adapter, FUNC(ncr5380n_device::dma_r));
|
||||
subdevice<dmac_0266_device>(":dma")->dma_w_cb().set(adapter, FUNC(ncr5380n_device::dma_w));
|
||||
//subdevice<dmac_0266_device>(":dma")->out_eop_cb().set(adapter, FUNC(cxd1180_device::eop_w));
|
||||
subdevice<dmac_0266_device>(":dma")->dma_r_cb().set(adapter, FUNC(cxd1180_device::dma_r));
|
||||
subdevice<dmac_0266_device>(":dma")->dma_w_cb().set(adapter, FUNC(cxd1180_device::dma_w));
|
||||
});
|
||||
|
||||
NEWS_HID_HLE(config, m_hid);
|
||||
//m_hid->irq_out<news_hid_hle_device::KEYBOARD>().set(m_scc_irq, FUNC(input_merger_device::in_w<0>));
|
||||
//m_hid->irq_out<news_hid_hle_device::MOUSE>().set(m_scc_irq, FUNC(input_merger_device::in_w<1>));
|
||||
|
||||
#if GRAPHICS
|
||||
m_hid->irq_out<news_hid_hle_device::KEYBOARD>().set(m_irq5, FUNC(input_merger_device::in_w<0>));
|
||||
m_hid->irq_out<news_hid_hle_device::MOUSE>().set(m_irq5, FUNC(input_merger_device::in_w<1>));
|
||||
|
||||
SCREEN(config, m_screen, SCREEN_TYPE_RASTER);
|
||||
m_screen->set_raw(64.0_MHz_XTAL, 1024, 0, 1024, 768, 0, 768);
|
||||
m_screen->set_screen_update(FUNC(news_68k_state::screen_update));
|
||||
|
||||
// AM81C458-80JC
|
||||
BT458(config, m_ramdac, 64.0_MHz_XTAL);
|
||||
|
||||
// 32 x MB81461-12 (256Kbit ZIP VRAM)
|
||||
RAM(config, m_vram);
|
||||
m_vram->set_default_size("1MiB");
|
||||
m_vram->set_default_value(0);
|
||||
#endif
|
||||
}
|
||||
|
||||
void news_68k_state::nws1580(machine_config &config)
|
||||
@ -387,36 +440,40 @@ FLOPPY_FORMATS_END
|
||||
|
||||
static INPUT_PORTS_START(nws15x0)
|
||||
PORT_START("SW1")
|
||||
PORT_DIPNAME(0x07000000, 0x07000000, "Display") PORT_DIPLOCATION("SW1:1,2,3")
|
||||
PORT_DIPSETTING(0x07000000, "Console")
|
||||
PORT_DIPSETTING(0x06000000, "NWB-512")
|
||||
PORT_DIPSETTING(0x03000000, "NWB-225A")
|
||||
PORT_DIPSETTING(0x00000000, "Autoselect")
|
||||
PORT_DIPNAME(0x07, 0x07, "Display") PORT_DIPLOCATION("SW1:1,2,3")
|
||||
PORT_DIPSETTING(0x07, "Console")
|
||||
PORT_DIPSETTING(0x06, "NWB-512")
|
||||
PORT_DIPSETTING(0x03, "NWB-225A")
|
||||
PORT_DIPSETTING(0x00, "Autoselect")
|
||||
|
||||
PORT_DIPNAME(0x08000000, 0x08000000, "Boot Device") PORT_DIPLOCATION("SW1:4")
|
||||
PORT_DIPSETTING(0x08000000, "SCSI")
|
||||
PORT_DIPSETTING(0x00000000, "Floppy")
|
||||
PORT_DIPNAME(0x08, 0x08, "Boot Device") PORT_DIPLOCATION("SW1:4")
|
||||
PORT_DIPSETTING(0x08, "SCSI")
|
||||
PORT_DIPSETTING(0x00, "Floppy")
|
||||
|
||||
PORT_DIPNAME(0x10000000, 0x10000000, "Automatic Boot") PORT_DIPLOCATION("SW1:5")
|
||||
PORT_DIPSETTING(0x10000000, DEF_STR(Off))
|
||||
PORT_DIPSETTING(0x00000000, DEF_STR(On))
|
||||
PORT_DIPNAME(0x10, 0x10, "Automatic Boot") PORT_DIPLOCATION("SW1:5")
|
||||
PORT_DIPSETTING(0x10, DEF_STR(Off))
|
||||
PORT_DIPSETTING(0x00, DEF_STR(On))
|
||||
|
||||
PORT_DIPNAME(0x20000000, 0x20000000, "Diagnostic Mode") PORT_DIPLOCATION("SW1:6")
|
||||
PORT_DIPSETTING(0x20000000, DEF_STR(Off))
|
||||
PORT_DIPSETTING(0x00000000, DEF_STR(On))
|
||||
PORT_DIPNAME(0x20, 0x20, "Diagnostic Mode") PORT_DIPLOCATION("SW1:6")
|
||||
PORT_DIPSETTING(0x20, DEF_STR(Off))
|
||||
PORT_DIPSETTING(0x00, DEF_STR(On))
|
||||
|
||||
PORT_DIPNAME(0xc0000000, 0xc0000000, "Unused") PORT_DIPLOCATION("SW1:7,8")
|
||||
PORT_DIPSETTING(0xc0000000, DEF_STR(Off))
|
||||
PORT_DIPUNUSED_DIPLOC(0xc0, 0xc0, "SW1:7,8")
|
||||
INPUT_PORTS_END
|
||||
|
||||
ROM_START(nws1580)
|
||||
ROM_REGION32_BE(0x10000, "eprom", 0)
|
||||
ROM_SYSTEM_BIOS(0, "nws1580", "NWS-1580 v1.3")
|
||||
ROMX_LOAD("pws_1500__ver_1.3__8906.bin", 0x00000, 0x10000, CRC(76395ad9) SHA1(c2ae00218c23cef6519a4d7c74ac2c552790dfd4), ROM_BIOS(0))
|
||||
ROMX_LOAD("pws-1500__ver_1.3__8906.bin", 0x00000, 0x10000, CRC(76395ad9) SHA1(c2ae00218c23cef6519a4d7c74ac2c552790dfd4), ROM_BIOS(0))
|
||||
|
||||
// MB7114 256x4 TTL PROM
|
||||
ROM_REGION32_BE(0x100, "idrom", 0)
|
||||
ROM_LOAD("n1580_50093.ic63", 0x000, 0x100, CRC(a7f293d6) SHA1(21deffed69e07af515ffc5511bdbf73a2a4c14fb))
|
||||
|
||||
// 2 x HN62321BP (128K x 8-bit mask ROM)
|
||||
ROM_REGION32_BE(0x100000, "krom", ROMREGION_ERASEFF)
|
||||
ROM_LOAD64_BYTE("aa1.ic14", 0x00000, 0x20000, CRC(db274954) SHA1(4bc9b8a862ce9bdbf43c70f84921253876e21e58))
|
||||
ROM_LOAD64_BYTE("aa2.ic15", 0x00001, 0x20000, CRC(0d7686c7) SHA1(b0be18166b4690518e6a11ea194cc1c7a1ea6347))
|
||||
ROM_END
|
||||
|
||||
/* YEAR NAME PARENT COMPAT MACHINE INPUT CLASS INIT COMPANY FULLNAME FLAGS */
|
||||
|
||||
Loading…
Reference in New Issue
Block a user