qvt201: Create a separate driver for this (nw)

This commit is contained in:
AJR 2018-01-15 19:10:06 -05:00
parent ea9c2c196a
commit 8720c546fd
5 changed files with 97 additions and 23 deletions

View File

@ -3611,6 +3611,7 @@ files {
MAME_DIR .. "src/mame/drivers/pv9234.cpp",
MAME_DIR .. "src/mame/drivers/qtsbc.cpp",
MAME_DIR .. "src/mame/drivers/qvt103.cpp",
MAME_DIR .. "src/mame/drivers/qvt201.cpp",
MAME_DIR .. "src/mame/drivers/qvt6800.cpp",
MAME_DIR .. "src/mame/drivers/rd100.cpp",
MAME_DIR .. "src/mame/drivers/radicasi.cpp",

View File

@ -0,0 +1,92 @@
// license:BSD-3-Clause
// copyright-holders:
/***********************************************************************************************************************************
Skeleton driver for Qume QVT-201 & QVT-202 display terminals.
************************************************************************************************************************************/
#include "emu.h"
#include "cpu/z80/z80.h"
#include "machine/mc68681.h"
#include "machine/nvram.h"
//#include "video/scn2672.h"
#include "screen.h"
class qvt201_state : public driver_device
{
public:
qvt201_state(const machine_config &mconfig, device_type type, const char *tag)
: driver_device(mconfig, type, tag)
, m_maincpu(*this, "maincpu")
, m_screen(*this, "screen")
, m_p_chargen(*this, "chargen")
, m_dataram(*this, "dataram")
, m_attram(*this, "attram")
{ }
u32 screen_update(screen_device &screen, bitmap_rgb32 &bitmap, const rectangle &cliprect);
private:
required_device<cpu_device> m_maincpu;
required_device<screen_device> m_screen;
required_region_ptr<u8> m_p_chargen;
required_shared_ptr<u8> m_dataram;
required_shared_ptr<u8> m_attram;
};
u32 qvt201_state::screen_update(screen_device &screen, bitmap_rgb32 &bitmap, const rectangle &cliprect)
{
return 0;
}
static ADDRESS_MAP_START( mem_map, AS_PROGRAM, 8, qvt201_state )
AM_RANGE(0x0000, 0x7fff) AM_ROM AM_REGION("maincpu", 0)
AM_RANGE(0x8800, 0x8fff) AM_RAM AM_SHARE("nvram")
//AM_RANGE(0x9000, 0x9007) AM_DEVREADWRITE("crtc", scn2672_device, read, write)
AM_RANGE(0x9800, 0x980f) AM_DEVREADWRITE("duart", scn2681_device, read, write)
AM_RANGE(0xc000, 0xdfff) AM_RAM AM_SHARE("dataram")
AM_RANGE(0xe000, 0xffff) AM_RAM AM_SHARE("attram")
ADDRESS_MAP_END
static INPUT_PORTS_START( qvt201 )
INPUT_PORTS_END
static MACHINE_CONFIG_START( qvt201 )
MCFG_CPU_ADD("maincpu", Z80, XTAL_3_6864MHz)
MCFG_CPU_PROGRAM_MAP(mem_map) // IORQ is not used at all
MCFG_DEVICE_ADD("duart", SCN2681, XTAL_3_6864MHz) // XTAL not directly connected
MCFG_NVRAM_ADD_0FILL("nvram")
MCFG_SCREEN_ADD("screen", RASTER)
MCFG_SCREEN_RAW_PARAMS(XTAL_48_654MHz / 3, 102 * 10, 0, 80 * 10, 265, 0, 250)
//MCFG_SCREEN_RAW_PARAMS(XTAL_48_654MHz / 2, 170 * 9, 0, 132 * 9, 265, 0, 250)
MCFG_SCREEN_UPDATE_DRIVER(qvt201_state, screen_update)
//MCFG_DEVICE_ADD("crtc", SCN2672, CHAR_CLOCK)
//MCFG_SCN2672_CHAR_WIDTH(9 or 10)
MACHINE_CONFIG_END
/**************************************************************************************************************
Qume QVT-201.
Chips: Z80A, SCN2681A, SCN2672B, 4x HM6116P-2, D446C-2, button battery
Crystals: (from schematics, unreadable on photo) 48.654 MHz (Y1), 3.6864 MHz (Y2)
Board is marked QVT-202.
***************************************************************************************************************/
ROM_START( qvt201 )
ROM_REGION(0x10000, "maincpu", 0)
ROM_LOAD( "390410-002.u11", 0x0000, 0x4000, CRC(69337561) SHA1(022e49bf5e8d76a3c2cc5af65630d3f77cc32bc1) )
ROM_LOAD( "390410-001.u10", 0x4000, 0x4000, CRC(977cc138) SHA1(a019980ea6da2dce53617bced420014ab4e03ec8) )
ROM_REGION(0x1000, "chargen", 0)
ROM_LOAD( "301847-01.u42", 0x0000, 0x1000, CRC(546ed236) SHA1(312d57a7012f50327310bd11bda000149f13342e) )
ROM_END
COMP( 1985, qvt201, 0, 0, qvt201, qvt201, qvt201_state, 0, "Qume", "QVT-201", MACHINE_IS_SKELETON )

View File

@ -76,28 +76,6 @@ COMP( 1992, qvt70, 0, 0, terminals, terminals, terminals_state, 0, "Qume", "QVT-
/**************************************************************************************************************
Qume QVT-201.
Chips: Z80A, SCN2681A, SCN2672B, 4x HM6116P-2, D446C-2, button battery
Crystals: (from schematics, unreadable on photo) 48.654 MHz (Y1), 3.6864 MHz (Y2)
Board is marked QVT-202.
***************************************************************************************************************/
ROM_START( qvt201 )
ROM_REGION(0x10000, "maincpu", 0)
ROM_LOAD( "390410-002.u11", 0x0000, 0x4000, CRC(69337561) SHA1(022e49bf5e8d76a3c2cc5af65630d3f77cc32bc1) )
ROM_LOAD( "390410-001.u10", 0x4000, 0x4000, CRC(977cc138) SHA1(a019980ea6da2dce53617bced420014ab4e03ec8) )
ROM_REGION(0x1000, "chargen", 0)
ROM_LOAD( "301847-01.u42", 0x0000, 0x1000, CRC(546ed236) SHA1(312d57a7012f50327310bd11bda000149f13342e) )
ROM_END
COMP( 1986, qvt201, 0, 0, terminals, terminals, terminals_state, 0, "Qume", "QVT-201", MACHINE_IS_SKELETON )
/**************************************************************************************************************
Televideo TVI-955

View File

@ -32389,6 +32389,9 @@ quizshow // 005464 1976/04 [2650]
@source:qvt103.cpp
qvt103 // (c) 1983 Qume Corp.
@source:qvt201.cpp
qvt201 //
@source:qvt6800.cpp
qvt102 //
qvt190 //
@ -36508,7 +36511,6 @@ t4490 // Terco 4490 Mill CNC Control (c) 1986
@source:terminals.cpp
aaa
qvt70
qvt201
tv955
tv965

View File

@ -562,6 +562,7 @@ pyl601.cpp
ql.cpp
qtsbc.cpp
qvt103.cpp
qvt201.cpp
qvt6800.cpp
qx10.cpp
r9751.cpp