mirror of
https://github.com/holub/mame
synced 2025-04-25 09:50:04 +03:00
(nw) ts816 : some meat on the bones. Marked rom as bad dump.
This commit is contained in:
Robbbert
parent
4a422c0495
commit
9970e0573e
@ -2,37 +2,51 @@
|
||||
// copyright-holders:Robbbert
|
||||
/***************************************************************************
|
||||
|
||||
2013-09-10 Skeleton driver for Televideo ts816
|
||||
|
||||
TODO:
|
||||
- Everything - this is just a skeleton
|
||||
2013-09-10 Skeleton driver for Televideo ts816
|
||||
|
||||
TODO:
|
||||
- Connect up the devices to each other
|
||||
- Connect up RS232 terminal instead of parallel one
|
||||
- Connect centronics printer to PIO
|
||||
- Get a good dump of the rom. If the undocumented DSW is enabled, it
|
||||
calls up code in the missing half of the rom. Also it isn't possible
|
||||
at the moment to get any useful response to commands.
|
||||
|
||||
****************************************************************************/
|
||||
|
||||
#include "emu.h"
|
||||
#include "cpu/z80/z80.h"
|
||||
#include "machine/terminal.h"
|
||||
|
||||
#define TERMINAL_TAG "terminal"
|
||||
#include "cpu/z80/z80daisy.h"
|
||||
#include "machine/z80ctc.h"
|
||||
#include "machine/z80pio.h"
|
||||
#include "machine/z80dart.h"
|
||||
#include "machine/z80dma.h"
|
||||
|
||||
class ts816_state : public driver_device
|
||||
{
|
||||
public:
|
||||
ts816_state(const machine_config &mconfig, device_type type, const char *tag)
|
||||
: driver_device(mconfig, type, tag),
|
||||
m_maincpu(*this, "maincpu"),
|
||||
m_terminal(*this, TERMINAL_TAG)
|
||||
{
|
||||
}
|
||||
: driver_device(mconfig, type, tag)
|
||||
, m_maincpu(*this, "maincpu")
|
||||
, m_terminal(*this, "terminal")
|
||||
{ }
|
||||
|
||||
void kbd_put(u8 data);
|
||||
DECLARE_READ8_MEMBER(keyin_r);
|
||||
DECLARE_READ8_MEMBER(status_r);
|
||||
DECLARE_WRITE8_MEMBER(port68_w);
|
||||
DECLARE_WRITE8_MEMBER(port78_w);
|
||||
DECLARE_WRITE8_MEMBER(porte0_w);
|
||||
DECLARE_WRITE8_MEMBER(portf0_w);
|
||||
DECLARE_DRIVER_INIT(ts816);
|
||||
|
||||
private:
|
||||
uint8_t m_term_data;
|
||||
uint8_t m_status;
|
||||
bool m_2ndbank;
|
||||
bool m_endram;
|
||||
void set_banks();
|
||||
virtual void machine_reset() override;
|
||||
required_device<cpu_device> m_maincpu;
|
||||
required_device<generic_terminal_device> m_terminal;
|
||||
@ -40,19 +54,62 @@ private:
|
||||
|
||||
static ADDRESS_MAP_START(ts816_mem, AS_PROGRAM, 8, ts816_state)
|
||||
ADDRESS_MAP_UNMAP_HIGH
|
||||
AM_RANGE(0x0000, 0x0fff) AM_ROM
|
||||
AM_RANGE(0x1000, 0xffff) AM_RAM
|
||||
AM_RANGE(0x0000, 0x3fff ) AM_READ_BANK("bankr0") AM_WRITE_BANK("bankw0")
|
||||
AM_RANGE(0x4000, 0xdfff ) AM_RAMBANK("bank1")
|
||||
AM_RANGE(0xe000, 0xffff ) AM_RAMBANK("bank2")
|
||||
ADDRESS_MAP_END
|
||||
|
||||
static ADDRESS_MAP_START(ts816_io, AS_IO, 8, ts816_state)
|
||||
ADDRESS_MAP_GLOBAL_MASK(0xff)
|
||||
AM_RANGE(0x50, 0x50) AM_READ(keyin_r) AM_DEVWRITE(TERMINAL_TAG, generic_terminal_device, write)
|
||||
AM_RANGE(0x00, 0x00) // Tape status byte 1
|
||||
AM_RANGE(0x01, 0x01) // Tape status byte 2 and diagnostics mode
|
||||
AM_RANGE(0x02, 0x02) // Hard Disk status
|
||||
AM_RANGE(0x03, 0x03) // Hard Disk output latch
|
||||
AM_RANGE(0x04, 0x04) // Tape output latch byte 2
|
||||
AM_RANGE(0x05, 0x05) // Tape output latch byte 1
|
||||
AM_RANGE(0x07, 0x07) // Indicator load (LED)
|
||||
AM_RANGE(0x10, 0x13) AM_DEVREADWRITE("sio1", z80sio2_device, cd_ba_r, cd_ba_w) // SIO 1 for user 1 & 2
|
||||
AM_RANGE(0x18, 0x1b) AM_DEVREADWRITE("sio5", z80sio2_device, cd_ba_r, cd_ba_w) // SIO 5 for user 9 & 10
|
||||
AM_RANGE(0x20, 0x23) AM_DEVREADWRITE("sio2", z80sio2_device, cd_ba_r, cd_ba_w) // SIO 2 for user 3 & 4
|
||||
AM_RANGE(0x28, 0x2b) AM_DEVREADWRITE("sio6", z80sio2_device, cd_ba_r, cd_ba_w) // SIO 6 for user 11 & 12
|
||||
AM_RANGE(0x30, 0x33) AM_DEVREADWRITE("sio3", z80sio2_device, cd_ba_r, cd_ba_w) // SIO 3 for user 5 & 6
|
||||
AM_RANGE(0x38, 0x3b) AM_DEVREADWRITE("sio7", z80sio2_device, cd_ba_r, cd_ba_w) // SIO 7 for user 13 & 14
|
||||
AM_RANGE(0x40, 0x43) AM_DEVREADWRITE("sio4", z80sio2_device, cd_ba_r, cd_ba_w) // SIO 4 for user 7 & 8
|
||||
AM_RANGE(0x48, 0x4b) AM_DEVREADWRITE("sio8", z80sio2_device, cd_ba_r, cd_ba_w) // SIO 8 for user 15 & 16
|
||||
//AM_RANGE(0x50, 0x53) // SIO 0 for RS232 1 and part of tape interface
|
||||
AM_RANGE(0x50, 0x50) AM_READ(keyin_r) AM_DEVWRITE("terminal", generic_terminal_device, write)
|
||||
AM_RANGE(0x52, 0x52) AM_READ(status_r)
|
||||
AM_RANGE(0x58, 0x5b) AM_DEVREADWRITE("sio9", z80sio2_device, cd_ba_r, cd_ba_w) // SIO 9 for RS232 2 & 3
|
||||
AM_RANGE(0x60, 0x60) AM_READ_PORT("DSW")
|
||||
AM_RANGE(0x68, 0x68) AM_WRITE(port68_w) // set 2nd bank latch
|
||||
AM_RANGE(0x70, 0x78) AM_WRITE(port78_w) // reset 2nd bank latch (manual can't decide between 70 and 78, so we take both)
|
||||
AM_RANGE(0x80, 0x83) AM_DEVREADWRITE("ctc1", z80ctc_device, read, write) // CTC 1 (ch 0 baud A)
|
||||
AM_RANGE(0x90, 0x93) AM_DEVREADWRITE("dma", z80dma_device, read, write) // DMA
|
||||
AM_RANGE(0xA0, 0xA0) // WDC status / command
|
||||
AM_RANGE(0xA1, 0xA1) // WDC data
|
||||
AM_RANGE(0xB0, 0xB0) AM_NOP // undocumented, written to at @0707 and @0710
|
||||
AM_RANGE(0xC0, 0xC3) AM_DEVREADWRITE("ctc2", z80ctc_device, read, write) // CTC 2 (ch 0 baud B, ch 1 baud C)
|
||||
AM_RANGE(0xD0, 0xD3) AM_DEVREADWRITE("pio", z80pio_device, read, write)
|
||||
AM_RANGE(0xE0, 0xE0) AM_WRITE(porte0_w) // set ENDRAM memory banking
|
||||
AM_RANGE(0xF0, 0xF0) AM_WRITE(portf0_w) // reset ENDRAM memory banking
|
||||
ADDRESS_MAP_END
|
||||
|
||||
|
||||
/* Input ports */
|
||||
static INPUT_PORTS_START( ts816 )
|
||||
PORT_START("DSW") //
|
||||
PORT_DIPNAME( 0x07, 0x01, "Switch A") // read at @0368
|
||||
PORT_DIPSETTING( 0x00, "19200 baud")
|
||||
PORT_DIPSETTING( 0x01, "9600 baud")
|
||||
PORT_DIPSETTING( 0x02, "4800 baud")
|
||||
PORT_DIPSETTING( 0x03, "2400 baud")
|
||||
PORT_DIPSETTING( 0x04, "1200 baud")
|
||||
PORT_DIPSETTING( 0x05, "600 baud")
|
||||
PORT_DIPSETTING( 0x06, "300 baud")
|
||||
PORT_DIPSETTING( 0x07, "150 baud")
|
||||
PORT_DIPNAME( 0x80, 0x00, "Operation Switch") // this switch checked @006F (undocumented)
|
||||
PORT_DIPSETTING( 0x80, DEF_STR(On))
|
||||
PORT_DIPSETTING( 0x00, DEF_STR(Off))
|
||||
INPUT_PORTS_END
|
||||
|
||||
|
||||
@ -74,6 +131,72 @@ READ8_MEMBER( ts816_state::status_r )
|
||||
return 4;
|
||||
}
|
||||
|
||||
WRITE8_MEMBER( ts816_state::port68_w )
|
||||
{
|
||||
m_2ndbank = 1;
|
||||
set_banks();
|
||||
}
|
||||
|
||||
WRITE8_MEMBER( ts816_state::port78_w )
|
||||
{
|
||||
m_2ndbank = 0;
|
||||
set_banks();
|
||||
}
|
||||
|
||||
WRITE8_MEMBER( ts816_state::porte0_w )
|
||||
{
|
||||
m_endram = 1;
|
||||
set_banks();
|
||||
}
|
||||
|
||||
WRITE8_MEMBER( ts816_state::portf0_w )
|
||||
{
|
||||
m_endram = 0;
|
||||
set_banks();
|
||||
}
|
||||
|
||||
void ts816_state::set_banks()
|
||||
{
|
||||
if (!m_2ndbank)
|
||||
{
|
||||
if (!m_endram)
|
||||
{
|
||||
// bootup setting
|
||||
membank("bankr0")->set_entry(2); // point at rom
|
||||
membank("bankw0")->set_entry(0);
|
||||
membank("bank1")->set_entry(0);
|
||||
membank("bank2")->set_entry(0);
|
||||
}
|
||||
else
|
||||
{
|
||||
// 64k ram (lower half)
|
||||
membank("bankr0")->set_entry(0);
|
||||
membank("bankw0")->set_entry(0);
|
||||
membank("bank1")->set_entry(0);
|
||||
membank("bank2")->set_entry(0);
|
||||
}
|
||||
}
|
||||
else
|
||||
{
|
||||
if (!m_endram)
|
||||
{
|
||||
// not documented, so assuming roms with ram (upper half)
|
||||
membank("bankr0")->set_entry(2);
|
||||
membank("bankw0")->set_entry(1);
|
||||
membank("bank1")->set_entry(1);
|
||||
membank("bank2")->set_entry(1);
|
||||
}
|
||||
else
|
||||
{
|
||||
// split of upper and lower ram (not documented if ram has a new address, assuming not)
|
||||
membank("bankr0")->set_entry(1);
|
||||
membank("bankw0")->set_entry(1);
|
||||
membank("bank1")->set_entry(1);
|
||||
membank("bank2")->set_entry(0);
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
void ts816_state::kbd_put(u8 data)
|
||||
{
|
||||
m_term_data = data;
|
||||
@ -82,28 +205,107 @@ void ts816_state::kbd_put(u8 data)
|
||||
|
||||
void ts816_state::machine_reset()
|
||||
{
|
||||
m_2ndbank = 0;
|
||||
m_endram = 0;
|
||||
m_term_data = 0;
|
||||
m_status = 1;
|
||||
set_banks();
|
||||
m_maincpu->reset();
|
||||
}
|
||||
|
||||
// correct order yet to be determined
|
||||
static const z80_daisy_config daisy_chain[] =
|
||||
{
|
||||
{ "dma" },
|
||||
{ "pio" },
|
||||
{ "ctc1" },
|
||||
{ "ctc2" },
|
||||
// { "sio0" },
|
||||
{ "sio1" },
|
||||
{ "sio2" },
|
||||
{ "sio3" },
|
||||
{ "sio4" },
|
||||
{ "sio5" },
|
||||
{ "sio6" },
|
||||
{ "sio7" },
|
||||
{ "sio8" },
|
||||
{ "sio9" },
|
||||
{ nullptr }
|
||||
};
|
||||
|
||||
DRIVER_INIT_MEMBER( ts816_state, ts816 )
|
||||
{
|
||||
uint8_t *roms = memregion("roms")->base();
|
||||
uint8_t *rams = memregion("rams")->base();
|
||||
|
||||
// 0000-3FFF
|
||||
membank("bankr0")->configure_entry(2, &roms[0x00000]); // roms
|
||||
membank("bankr0")->configure_entry(0, &rams[0x00000]);
|
||||
membank("bankr0")->configure_entry(1, &rams[0x10000]);
|
||||
membank("bankw0")->configure_entry(0, &rams[0x00000]);
|
||||
membank("bankw0")->configure_entry(1, &rams[0x10000]);
|
||||
// 4000-DFFF
|
||||
membank("bank1")->configure_entry(0, &rams[0x04000]);
|
||||
membank("bank1")->configure_entry(1, &rams[0x14000]);
|
||||
// E000-FFFF
|
||||
membank("bank2")->configure_entry(0, &rams[0x0e000]);
|
||||
membank("bank2")->configure_entry(1, &rams[0x1e000]);
|
||||
}
|
||||
|
||||
static MACHINE_CONFIG_START( ts816 )
|
||||
/* basic machine hardware */
|
||||
MCFG_CPU_ADD("maincpu", Z80, 4000000)
|
||||
MCFG_CPU_ADD("maincpu", Z80, XTAL_16MHz / 4)
|
||||
MCFG_CPU_PROGRAM_MAP(ts816_mem)
|
||||
MCFG_CPU_IO_MAP(ts816_io)
|
||||
MCFG_Z80_DAISY_CHAIN(daisy_chain)
|
||||
|
||||
/* video hardware */
|
||||
MCFG_DEVICE_ADD(TERMINAL_TAG, GENERIC_TERMINAL, 0)
|
||||
MCFG_DEVICE_ADD("terminal", GENERIC_TERMINAL, 0)
|
||||
MCFG_GENERIC_TERMINAL_KEYBOARD_CB(PUT(ts816_state, kbd_put))
|
||||
|
||||
//MCFG_Z80SIO2_ADD("sio0", XTAL_16MHz / 4, 0, 0, 0, 0 )
|
||||
//MCFG_Z80DART_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
|
||||
MCFG_Z80SIO2_ADD("sio1", XTAL_16MHz / 4, 0, 0, 0, 0 )
|
||||
MCFG_Z80DART_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
|
||||
MCFG_Z80SIO2_ADD("sio2", XTAL_16MHz / 4, 0, 0, 0, 0 )
|
||||
MCFG_Z80DART_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
|
||||
MCFG_Z80SIO2_ADD("sio3", XTAL_16MHz / 4, 0, 0, 0, 0 )
|
||||
MCFG_Z80DART_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
|
||||
MCFG_Z80SIO2_ADD("sio4", XTAL_16MHz / 4, 0, 0, 0, 0 )
|
||||
MCFG_Z80DART_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
|
||||
MCFG_Z80SIO2_ADD("sio5", XTAL_16MHz / 4, 0, 0, 0, 0 )
|
||||
MCFG_Z80DART_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
|
||||
MCFG_Z80SIO2_ADD("sio6", XTAL_16MHz / 4, 0, 0, 0, 0 )
|
||||
MCFG_Z80DART_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
|
||||
MCFG_Z80SIO2_ADD("sio7", XTAL_16MHz / 4, 0, 0, 0, 0 )
|
||||
MCFG_Z80DART_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
|
||||
MCFG_Z80SIO2_ADD("sio8", XTAL_16MHz / 4, 0, 0, 0, 0 )
|
||||
MCFG_Z80DART_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
|
||||
MCFG_Z80SIO2_ADD("sio9", XTAL_16MHz / 4, 0, 0, 0, 0 )
|
||||
MCFG_Z80DART_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
|
||||
MCFG_DEVICE_ADD("pio", Z80PIO, XTAL_16MHz / 4)
|
||||
MCFG_Z80PIO_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
|
||||
//MCFG_Z80PIO_IN_PA_CB(READ8(ts816_state, porta_r))
|
||||
//MCFG_Z80PIO_IN_PB_CB(READ8(ts816_state, portb_r))
|
||||
//MCFG_Z80PIO_OUT_PB_CB(WRITE8(ts816_state, portb_w))
|
||||
MCFG_DEVICE_ADD("ctc1", Z80CTC, XTAL_16MHz / 4)
|
||||
MCFG_Z80CTC_INTR_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
|
||||
MCFG_DEVICE_ADD("ctc2", Z80CTC, XTAL_16MHz / 4)
|
||||
MCFG_Z80CTC_INTR_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
|
||||
MCFG_DEVICE_ADD("dma", Z80DMA, XTAL_16MHz / 4)
|
||||
//MCFG_Z80DMA_OUT_BUSREQ_CB(WRITELINE(ts816_state, busreq_w))
|
||||
MCFG_Z80DMA_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
|
||||
MACHINE_CONFIG_END
|
||||
|
||||
/* ROM definition */
|
||||
ROM_START( ts816 )
|
||||
ROM_REGION(0x10000, "maincpu", 0)
|
||||
ROM_LOAD( "81640v11.rom", 0x0000, 0x1000, CRC(295a15e7) SHA1(6f49078ab3cd49aecd2afafcbed3af0e3bcfd48c) )
|
||||
ROM_REGION(0x4000, "roms", 0)
|
||||
ROM_LOAD( "81640v11.rom", 0x0000, 0x1000, BAD_DUMP CRC(295a15e7) SHA1(6f49078ab3cd49aecd2afafcbed3af0e3bcfd48c) ) // both halves identical
|
||||
|
||||
ROM_REGION(0x20000, "rams", ROMREGION_ERASEFF)
|
||||
ROM_END
|
||||
|
||||
/* Driver */
|
||||
|
||||
// YEAR NAME PARENT COMPAT MACHINE INPUT STATE INIT COMPANY FULLNAME FLAGS
|
||||
COMP( 1980, ts816, 0, 0, ts816, ts816, ts816_state, 0, "Televideo", "TS816", MACHINE_IS_SKELETON )
|
||||
// YEAR NAME PARENT COMPAT MACHINE INPUT STATE INIT COMPANY FULLNAME FLAGS
|
||||
COMP( 1980, ts816, 0, 0, ts816, ts816, ts816_state, ts816, "Televideo", "TS816", MACHINE_IS_SKELETON )
|
||||
|
||||
Loading…
Reference in New Issue
Block a user