Sprinter/mame
2
0
Fork 0
mirror of https://github.com/holub/mame synced 2025-04-16 13:34:55 +03:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity

New machines marked as NOT_WORKING

Browse Source 
----------------------------------
CIT-101XL Video Display Terminal [Bitsavers, Al Kossow]
This commit is contained in:
AJR 2020-07-28 20:09:18 -04:00
parent 2eb22200ce
commit ab37462a09
5 changed files with 118 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
scripts/target/mame/mess.lua
View File

@ -2036,6 +2036,7 @@ files {
MAME_DIR .. "src/mame/drivers/cit101.cpp",
MAME_DIR .. "src/mame/machine/cit101_kbd.cpp",
MAME_DIR .. "src/mame/machine/cit101_kbd.h",
MAME_DIR .. "src/mame/drivers/cit101xl.cpp",
MAME_DIR .. "src/mame/drivers/cit220.cpp",
MAME_DIR .. "src/mame/machine/cit220_kbd.cpp",
MAME_DIR .. "src/mame/machine/cit220_kbd.h",

1
src/emu/xtal.cpp
View File

@ -312,6 +312,7 @@ const double XTAL::known_xtals[] = {
23'961'600, /* 23.9616_MHz_XTAL Osborne 4 (Vixen) */
24'000'000, /* 24_MHz_XTAL Mario, 80's Data East games, 80's Konami games */
24'073'400, /* 24.0734_MHz_XTAL DEC Rainbow 100 */
24'270'000, /* 24.27_MHz_XTAL CIT-101XL */
24'300'000, /* 24.3_MHz_XTAL ADM 36 132-column display clock */
24'576'000, /* 24.576_MHz_XTAL Pole Position h/w, Model 3 CPU board */
24'883'200, /* 24.8832_MHz_XTAL DEC VT100 */

112
src/mame/drivers/cit101xl.cpp Normal file
View File

@ -0,0 +1,112 @@
// license:BSD-3-Clause
// copyright-holders:AJR
/***********************************************************************************************************************************
Skeleton driver for CIE Terminals (C. Itoh) CIT-50+ and CIT-101XL video terminals.
***********************************************************************************************************************************/
#include "emu.h"
//#include "bus/rs232/rs232.h"
#include "cpu/z180/z180.h"
#include "machine/nvram.h"
#include "video/scn2674.h"
#include "screen.h"
class cit101xl_state : public driver_device
{
public:
cit101xl_state(const machine_config &mconfig, device_type type, const char *tag)
: driver_device(mconfig, type, tag)
, m_maincpu(*this, "maincpu")
, m_avdc(*this, "avdc")
{
}
void cit101xl(machine_config &config);
private:
SCN2674_DRAW_CHARACTER_MEMBER(draw_character);
void mem_map(address_map &map);
void io_map(address_map &map);
void char_map(address_map &map);
void attr_map(address_map &map);
required_device<z180_device> m_maincpu;
required_device<scn2674_device> m_avdc;
};
SCN2674_DRAW_CHARACTER_MEMBER(cit101xl_state::draw_character)
{
}
void cit101xl_state::mem_map(address_map &map)
{
map(0x00000, 0x07fff).rom().region("program", 0);
map(0x1c000, 0x1ffff).rom().region("program", 0x8000);
map(0x2e000, 0x2ffff).ram().share("nvram");
}
void cit101xl_state::io_map(address_map &map)
{
map.global_mask(0xff);
map(0x00, 0x3f).noprw(); // HD64180 internal registers
map(0x40, 0x47).rw(m_avdc, FUNC(scn2674_device::read), FUNC(scn2674_device::write));
map(0x48, 0x48).nopr(); // watchdog?
map(0x60, 0x60).w(m_avdc, FUNC(scn2674_device::buffer_w));
map(0x68, 0x68).r(m_avdc, FUNC(scn2674_device::buffer_r));
map(0x70, 0x70).w(m_avdc, FUNC(scn2674_device::attr_buffer_w));
map(0x78, 0x78).r(m_avdc, FUNC(scn2674_device::attr_buffer_r));
}
void cit101xl_state::char_map(address_map &map)
{
map(0x0000, 0x3fff).ram(); // TMM2063P-12 x2
}
void cit101xl_state::attr_map(address_map &map)
{
map(0x0000, 0x3fff).ram(); // TMM2063P-12 x2
}
static INPUT_PORTS_START(cit101xl)
INPUT_PORTS_END
void cit101xl_state::cit101xl(machine_config &config)
{
HD64180RP(config, m_maincpu, 12.288_MHz_XTAL); // HD64B180R0P
m_maincpu->set_addrmap(AS_PROGRAM, &cit101xl_state::mem_map);
m_maincpu->set_addrmap(AS_IO, &cit101xl_state::io_map);
NVRAM(config, "nvram", nvram_device::DEFAULT_ALL_0); // TC5564APL-15 + battery?
screen_device &screen(SCREEN(config, "screen", SCREEN_TYPE_RASTER));
screen.set_raw(24.27_MHz_XTAL, 980, 0, 820, 413, 0, 364);
screen.set_screen_update(m_avdc, FUNC(scn2674_device::screen_update));
SCN2674(config, m_avdc, 24.27_MHz_XTAL / 10); // SCN2674BC4N40
//m_avdc->intr_callback().set_inputline(m_maincpu, ???);
m_avdc->set_character_width(10); // 10x13 character cell
m_avdc->set_display_callback(FUNC(cit101xl_state::draw_character));
m_avdc->set_addrmap(0, &cit101xl_state::char_map);
m_avdc->set_addrmap(1, &cit101xl_state::attr_map);
m_avdc->set_screen("screen");
}
// XTAL OSCs: 12.288 MHz (CPU), 24.270 MHz, 36.000 MHz
// Gate arrays: HG61H09R84F (QFP80), L7A0084 4155P 00416A (LCC68)
ROM_START(cit101xl)
ROM_REGION(0xc000, "program", 0)
ROM_LOAD("cit50p-101xl_v.1.1_0800.u2", 0x0000, 0x8000, CRC(2dbbd7f6) SHA1(f87b32e803bda5a8dd0e39e2e339357cfa4082ad)) // HN27256G-25 with handwritten label
ROM_LOAD("cit50p-101xl_v.1.1_8456.u4", 0x8000, 0x4000, CRC(4df0b677) SHA1(1916c65935c47cb0e11a8c7f293b608e648c542b)) // M5L27128K with handwritten label
ROM_REGION(0x2000, "chargen", 0)
ROM_LOAD("tmm2464ap_1104_cit50p_v1.2.u3", 0x0000, 0x2000, CRC(e07723f7) SHA1(466d69382cc75ac0abcda08e1a227da73fc77980)) // Toshiba OTP ROM with silkscreened label
ROM_END
COMP(1987, cit101xl, 0, 0, cit101xl, cit101xl, cit101xl_state, empty_init, "CIE Terminals", "CIT-101XL Video Display Terminal", MACHINE_IS_SKELETON)

3
src/mame/mame.lst
View File

@ -10347,6 +10347,9 @@ wildplt // (c) 1992 Jaleco
@source:cit101.cpp
cit101 // (c) 1980 C. Itoh
@source:cit101xl.cpp
cit101xl //
@source:cit220.cpp
cit220p // (c) 1984 C. Itoh
vp122 //

1
src/mame/mess.flt
View File

@ -162,6 +162,7 @@ chaos.cpp
chessmate.cpp
chessmst.cpp
cit101.cpp
cit101xl.cpp
cit1500.cpp
cit220.cpp
cking_master.cpp