Sprinter/mame
2
0
Fork 0
mirror of https://github.com/holub/mame synced 2025-10-06 17:08:28 +03:00
Code Issues Actions 3 Packages Projects Releases Wiki Activity

Sega Model3/Naomi/Hikaru Communication Board basic

Browse Source
This commit is contained in:
MetalliC 2016-04-05 17:23:11 +03:00
parent 89b21ff822
commit c88e9508e6
5 changed files with 325 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
scripts/target/mame/arcade.lua
View File

@ -3044,6 +3044,8 @@ files {
MAME_DIR .. "src/mame/machine/naomim2.h",
MAME_DIR .. "src/mame/machine/naomim4.cpp",
MAME_DIR .. "src/mame/machine/naomim4.h",
MAME_DIR .. "src/mame/machine/m3comm.cpp",
MAME_DIR .. "src/mame/machine/m3comm.h",
MAME_DIR .. "src/mame/machine/315-5881_crypt.cpp",
MAME_DIR .. "src/mame/machine/315-5881_crypt.h",
MAME_DIR .. "src/mame/machine/awboard.cpp",

2
src/mame/drivers/naomi.cpp
View File

@ -1693,6 +1693,7 @@ static ADDRESS_MAP_START( naomi_map, AS_PROGRAM, 64, naomi_state )
AM_RANGE(0x00200000, 0x00207fff) AM_MIRROR(0x02000000) AM_RAM // bios uses it (battery backed ram ?)
AM_RANGE(0x005f6800, 0x005f69ff) AM_MIRROR(0x02000000) AM_READWRITE(dc_sysctrl_r, dc_sysctrl_w )
AM_RANGE(0x005f6c00, 0x005f6cff) AM_MIRROR(0x02000000) AM_DEVICE32( "maple_dc", maple_dc_device, amap, U64(0xffffffffffffffff) )
AM_RANGE(0x005f7018, 0x005f702f) AM_MIRROR(0x02000000) AM_DEVREADWRITE16( "comm_board", m3comm_device, naomi_r, naomi_w, U64(0x0000ffff0000ffff) )
AM_RANGE(0x005f7000, 0x005f70ff) AM_MIRROR(0x02000000) AM_DEVICE16( "rom_board", naomi_board, submap, U64(0x0000ffff0000ffff) )
AM_RANGE(0x005f7400, 0x005f74ff) AM_MIRROR(0x02000000) AM_DEVICE32( "rom_board", naomi_g1_device, amap, U64(0xffffffffffffffff) )
AM_RANGE(0x005f7800, 0x005f78ff) AM_MIRROR(0x02000000) AM_READWRITE(dc_g2_ctrl_r, dc_g2_ctrl_w )
@ -2703,6 +2704,7 @@ static MACHINE_CONFIG_DERIVED( naomi_base, naomi_aw_base )
MCFG_EEPROM_SERIAL_93C46_8BIT_ADD("mie_eeprom")
MCFG_X76F100_ADD("naomibd_eeprom")
MCFG_M3COMM_ADD("comm_board")
MACHINE_CONFIG_END
/*

1
src/mame/includes/naomi.h
View File

@ -25,6 +25,7 @@ naomi.h -> NAOMI includes
#include "machine/aicartc.h"
#include "machine/jvsdev.h"
#include "machine/jvs13551.h"
#include "machine/m3comm.h"
#include "dc.h"
enum {

256
src/mame/machine/m3comm.cpp Normal file
View File

@ -0,0 +1,256 @@
// license:BSD-3-Clause
// copyright-holders:MetalliC
/*
MODEL3 COMMUNICATION BOARD
837-11861 171-7053B
SEGA 1995
|---------------------------------------------------------------------------------------------------|
| |
| LATTICE NKK N341256SJ-20 NKK N341256SJ-20 NKK N341256SJ-20 40MHz |
| PLSI 2032 JP3 JP1 |
| (315-5958) JP4 NKK N341256SJ-20 NKK N341256SJ-20 NKK N341256SJ-20 |
| JP2 |
| |
| PALCE16V8 |
| 315-6075 68000FN12 315-5804 315-5917 315-5917 |
| (QFP144) (QFP80) (QFP80) |
| PALCE16V8 |
| 315-6074 |
| LEDx7 |
|---------------------------------------------------------------------------------------------------|
JP1: 1-2
JP2: 2-3
JP3: not shorted
JP4: shorted
HIKARU COMMUNICATION BOARD
837-13404 171-7641B
|-----------------------------------|
| 40MHz LATTICE 315-5917 |
| PLSI2032 |
| (315-5958A) 315-5917|
| PAL |
| 62256 |
| 315-5804 62256 |
| 62256 |
| 62256 |
| 68000 PAL |
| 62256 |
| 62256 PAL |
|-----------------------------------|
Notes:
62256 - 32k x8 SRAM
NAOMI COMMUNICATION BOARD
840-0001E
837-13489 171-7704B
SEGA 1998
|--------------------------------------------------------------------|
| CN1 CN3 |
| 40MHz 256KbSRAM 315-5917 256KbSRAM 315-5917 256KbSRAM |
| 256KbSRAM (QFP80) 256KbSRAM (QFP80) 256KbSRAM |
| |
| |
| 315-5804 68000FN12 LATTICE |
| (QFP144) M5-128/104 |
| 12YC/1-15YI/1 |
| (315-6194A) |
| CN2 |
|--------------------------------------------------------------------|
*/
#include "emu.h"
#include "emuopts.h"
#include "machine/m3comm.h"
#define M68K_TAG "m3commcpu"
/*************************************
* M3COMM Memory Map
*************************************/
static ADDRESS_MAP_START( m3comm_mem, AS_PROGRAM, 16, m3comm_device )
AM_RANGE(0x0000000, 0x000ffff) AM_RAM AM_SHARE("m68k_ram")
AM_RANGE(0x0080000, 0x008ffff) AM_RAMBANK("comm_ram")
AM_RANGE(0x0040000, 0x0040001) AM_READWRITE(commbank_r, commbank_w)
AM_RANGE(0x00C0088, 0x00C0089) AM_READWRITE(status0_r, status0_w)
AM_RANGE(0x00C008A, 0x00C008B) AM_READWRITE(status1_r, status1_w)
ADDRESS_MAP_END
MACHINE_CONFIG_FRAGMENT( m3comm )
MCFG_CPU_ADD(M68K_TAG, M68000, 10000000) // random
MCFG_CPU_PROGRAM_MAP(m3comm_mem)
MCFG_RAM_ADD(RAM_TAG)
MCFG_RAM_DEFAULT_SIZE("128K")
MACHINE_CONFIG_END
//**************************************************************************
// GLOBAL VARIABLES
//**************************************************************************
const device_type M3COMM = &device_creator<m3comm_device>;
//-------------------------------------------------
// machine_config_additions - device-specific
// machine configurations
//-------------------------------------------------
machine_config_constructor m3comm_device::device_mconfig_additions() const
{
return MACHINE_CONFIG_NAME( m3comm );
}
//**************************************************************************
// LIVE DEVICE
//**************************************************************************
//-------------------------------------------------
// m3comm_device - constructor
//-------------------------------------------------
m3comm_device::m3comm_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock) :
device_t(mconfig, M3COMM, "MODEL-3 COMMUNICATION BD", tag, owner, clock, "m3comm", __FILE__),
m68k_ram(*this, "m68k_ram"),
m_commcpu(*this, M68K_TAG),
m_ram(*this, RAM_TAG),
m_line_rx(OPEN_FLAG_WRITE | OPEN_FLAG_CREATE ),
m_line_tx(OPEN_FLAG_READ)
{
// prepare localhost "filename"
m_localhost[0] = 0;
strcat(m_localhost, "socket.");
strcat(m_localhost, mconfig.options().comm_localhost());
strcat(m_localhost, ":");
strcat(m_localhost, mconfig.options().comm_localport());
// prepare remotehost "filename"
m_remotehost[0] = 0;
strcat(m_remotehost, "socket.");
strcat(m_remotehost, mconfig.options().comm_remotehost());
strcat(m_remotehost, ":");
strcat(m_remotehost, mconfig.options().comm_remoteport());
}
//-------------------------------------------------
// device_start - device-specific startup
//-------------------------------------------------
void m3comm_device::device_start()
{
}
//-------------------------------------------------
// device_reset - device-specific reset
//-------------------------------------------------
void m3comm_device::device_reset()
{
m_control = 0xC000;
m_offset = 0;
m_status0 = 0;
m_status1 = 0;
m_commbank = 0;
membank("comm_ram")->set_base(m_ram->pointer());
}
void m3comm_device::device_reset_after_children()
{
m_commcpu->set_input_line(INPUT_LINE_RESET, ASSERT_LINE);
}
READ16_MEMBER(m3comm_device::commbank_r)
{
return m_commbank;
}
WRITE16_MEMBER(m3comm_device::commbank_w)
{
m_commbank = data;
membank("comm_ram")->set_base(m_ram->pointer() + (m_commbank ? 0x10000 : 0));
}
READ16_MEMBER(m3comm_device::status0_r)
{
return m_status0;
}
WRITE16_MEMBER(m3comm_device::status0_w)
{
m_status0 = data;
}
READ16_MEMBER(m3comm_device::status1_r)
{
return m_status1;
}
WRITE16_MEMBER(m3comm_device::status1_w)
{
m_status1 = data;
}
READ16_MEMBER(m3comm_device::naomi_r)
{
switch (offset)
{
case 0: // 5F7018
return m_control;
case 1: // 5F701C
return m_offset;
case 2: // 5F7020
{
logerror("M3COMM read @ %08x\n", (m_control << 16) | m_offset);
UINT16 value;
if (m_control & 1)
value = m68k_ram[m_offset / 2];
else {
UINT16 *commram = (UINT16*)membank("comm_ram")->base();
value = commram[m_offset / 2];
}
m_offset+= 2;
return value;
}
case 3: // 5F7024
return m_status0;
case 4: // 5F7028
return m_status1;
default:
return 0;
}
}
WRITE16_MEMBER(m3comm_device::naomi_w)
{
switch (offset)
{
case 0: // 5F7018
logerror("M3COMM control write %04x\n", data);
m_control = data;
m_commcpu->set_input_line(INPUT_LINE_RESET, (m_control & 0x20) ? CLEAR_LINE : ASSERT_LINE);
break;
case 1: // 5F701C
m_offset = data;
break;
case 2: // 5F7020
logerror("M3COMM write @ %08x %04x\n", (m_control << 16) | m_offset, data);
if (m_control & 1)
m68k_ram[m_offset / 2] = data;
else {
UINT16 *commram = (UINT16*)membank("comm_ram")->base();
commram[m_offset / 2] = data;
}
m_offset += 2;
break;
case 3: // 5F7024
m_status0 = data;
break;
case 4: // 5F7028
m_status1 = data;
break;
}
}

64
src/mame/machine/m3comm.h Normal file
View File

@ -0,0 +1,64 @@
// license:BSD-3-Clause
// copyright-holders:MetalliC
#pragma once
#ifndef __M3COMM_H__
#define __M3COMM_H__
#include "machine/ram.h"
#include "cpu/m68000/m68000.h"
#define MCFG_M3COMM_ADD(_tag ) \
MCFG_DEVICE_ADD(_tag, M3COMM, 0)
//**************************************************************************
// TYPE DEFINITIONS
//**************************************************************************
class m3comm_device : public device_t
{
public:
// construction/destruction
m3comm_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
// optional information overrides
virtual machine_config_constructor device_mconfig_additions() const override;
required_shared_ptr<UINT16> m68k_ram;
required_device<m68000_device> m_commcpu;
DECLARE_READ16_MEMBER(naomi_r);
DECLARE_WRITE16_MEMBER(naomi_w);
DECLARE_READ16_MEMBER(status0_r);
DECLARE_WRITE16_MEMBER(status0_w);
DECLARE_READ16_MEMBER(status1_r);
DECLARE_WRITE16_MEMBER(status1_w);
DECLARE_READ16_MEMBER(commbank_r);
DECLARE_WRITE16_MEMBER(commbank_w);
protected:
required_device<ram_device> m_ram;
// device-level overrides
virtual void device_start() override;
virtual void device_reset() override;
virtual void device_reset_after_children() override;
private:
UINT16 m_control;
UINT16 m_offset;
UINT16 m_status0;
UINT16 m_status1;
UINT16 m_commbank;
emu_file m_line_rx; // rx line - can be either differential, simple serial or toslink
emu_file m_line_tx; // tx line - is differential, simple serial and toslink
char m_localhost[256];
char m_remotehost[256];
};
// device type definition
extern const device_type M3COMM;
#endif /* __M3COMM_H__ */