Sprinter/mame
2
0
Fork 0
mirror of https://github.com/holub/mame synced 2025-07-01 16:19:38 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity

littlerb.cpp: Added PCB layout for Little Robin. [Brian Troha]

Browse Source
This commit is contained in:
briantro 2018-02-21 16:37:24 -06:00
parent 1cc60170c2
commit cc3bf684f1
1 changed files with 42 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

54
src/mame/drivers/littlerb.cpp
View File

@ -1,15 +1,14 @@
// license:BSD-3-Clause
// copyright-holders:Pierpaolo Prazzoli, David Haywood
/* Little Robin */
/* driver by
Pierpaolo Prazzoli
David Haywood
*/
/*
Little Robin, (c)1994 TCH
driver by:
Pierpaolo Prazzoli
David Haywood
Notes:
How big are the actual framebuffers? Are both also double buffered?
@ -19,6 +18,37 @@ so it's surely not 100% correct. Sound sample playbacks looks fine at current ti
------
LITTLE ROBIN TCH S.A.
+---------------------------------------------+
|TDA2003 U41_RAM 44C256|
|VR1 U48 U40_RAM 44C256|
| 6.000MHz U36_RAM 44C256|
| U35_RAM 44C256|
| Bt478 |
|J GAL22V10 |
|A GAL20V8 |
|M TMS34010 |
|M 555N 40.000MHz|
|A GAL22V10 |
| 84256A-70 84256A-70 |
| TCH_1.U53 TCH_2.U29 |
| 16.000MHz |
| TCH_4.U32 |
| DSW1 DSW2 MC68000P12 TCH_3.U26 |
|---------------------------------------------+
CPU: MC68000 series @ 16.000MHz/2 (known to use 10MHz or 12MHz parts)
OSC: 40.000MHz, 16.000MHz & 6.000MHz
Graphics: TMS34010 (surface scratched, stamped B)
RAM: 2 Fijitsu 84256A-70L 32K SRAM
4 Samsung KM44C256CP-10 256K x 4bit CMOS DRAM
U35, U36, U40 & U41 unknown ZIP style RAM
DSW: 2 8-switch dipswitch bankcs
Other: TDA2003 10Watt Amp
ST 555N General Purpose Single Bipolar Timer
Bt478KPJ35 Brooktree 80Mhz 265-Word Color Palette PS/2 RAMDAC
VR1 volume resistor pot
U48 is an unknown surface scratched socketted QFP68 part stamped A
Dip sw.1
@ -273,12 +303,12 @@ MACHINE_CONFIG_END
ROM_START( littlerb )
ROM_REGION( 0x100000, "maincpu", 0 ) /* 68000 Code */
ROM_LOAD16_BYTE( "roma.u53", 0x00001, 0x80000, CRC(172fbc13) SHA1(cd165ca0d0546e2634cf182dc98004cbfb02cf9f) )
ROM_LOAD16_BYTE( "romb.u29", 0x00000, 0x80000, CRC(b2fb1d61) SHA1(9a9d7176c241928d07af651e5f7f21d4f019701d) )
ROM_LOAD16_BYTE( "tch_1.u53", 0x00001, 0x80000, CRC(172fbc13) SHA1(cd165ca0d0546e2634cf182dc98004cbfb02cf9f) )
ROM_LOAD16_BYTE( "tch_2.u29", 0x00000, 0x80000, CRC(b2fb1d61) SHA1(9a9d7176c241928d07af651e5f7f21d4f019701d) )
ROM_REGION( 0x80000, "samples", 0 ) /* sound samples */
ROM_LOAD( "romc.u26", 0x40000, 0x40000, CRC(f193c5b6) SHA1(95548a40e2b5064c558b36cabbf507d23678b1b2) )
ROM_LOAD( "romd.u32", 0x00000, 0x40000, CRC(d6b81583) SHA1(b7a63d18a41ccac4d3db9211de0b0cdbc914317a) )
ROM_LOAD( "tch_3.u26", 0x40000, 0x40000, CRC(f193c5b6) SHA1(95548a40e2b5064c558b36cabbf507d23678b1b2) )
ROM_LOAD( "tch_4.u32", 0x00000, 0x40000, CRC(d6b81583) SHA1(b7a63d18a41ccac4d3db9211de0b0cdbc914317a) )
ROM_END
DRIVER_INIT_MEMBER(littlerb_state,littlerb)