mirror of
https://github.com/holub/mame
synced 2025-04-19 15:11:37 +03:00
mu100: Some comments
This commit is contained in:
parent
a918191440
commit
d1cd540e7d
@ -33,7 +33,7 @@ static int scount = 0;
|
||||
per-channel values for AWM2, but parts are isolated and renumbered
|
||||
for MEG regisrers or for general control functions.
|
||||
|
||||
Names we'll use in th rest of the text:
|
||||
Names we'll use in the rest of the text:
|
||||
- reg(y, x) is the register at address 2*(y*0x40 + x)
|
||||
- ch<nn> is reg(channel, nn) for a given AWG2 channel
|
||||
- sy<nn> is reg(nn/2, 0xe + (nn % 2))
|
||||
|
@ -2,9 +2,14 @@
|
||||
// copyright-holders:R. Belmont, Olivier Galibert
|
||||
/*************************************************************************************
|
||||
|
||||
Yamaha MU-80 and MU-100 : 32-voice polyphonic/multitimbral General MIDI/GS/XG tone modules
|
||||
Yamaha MU-100 : 32-part, 64-voice polyphonic/multitimbral General MIDI/GS/XG
|
||||
tone module
|
||||
Preliminary driver by R. Belmont and O. Galibert
|
||||
|
||||
The successor to the mu90, uses the same one-chip SWP30 with a better sample rom.
|
||||
Exists in rackable (mu100r) and screenless (mu100b), and single board (xt446)
|
||||
variants.
|
||||
|
||||
MU100 CPU: Hitachi H8S/2655 (HD6432655F), strapped for mode 4 (24-bit address, 16-bit data, no internal ROM)
|
||||
Sound ASIC: Yamaha XS725A0/SWP30
|
||||
RAM: 1 MSM51008 (1 meg * 1 bit = 128KBytes)
|
||||
|
Loading…
Reference in New Issue
Block a user