Sprinter/mame
2
0
Fork 0
mirror of https://github.com/holub/mame synced 2025-05-13 01:24:20 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity

arcompact: prepare to add more opcodes (nw)

Browse Source
This commit is contained in:
mamehaze 2014-12-21 14:43:45 +00:00
parent 03e313c539
commit dc9654dd94
4 changed files with 1116 additions and 881 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

46
src/emu/cpu/arcompact/arcompact.h
View File

@ -17,6 +17,46 @@
#define ARCOMPACT_OPERATION ((op & 0xf800) >> 11) #define ARCOMPACT_OPERATION ((op & 0xf800) >> 11)
#define ARCOMPACT_HANDLER04_P11_TYPE(name) \
ARCOMPACT_RETTYPE arcompact_handle##name##_p11(OPS_16) \
{ \
int M = (op & 0x00000020) >> 5; \
\
switch (M) \
{ \
case 0x00: return arcompact_handle##name##_p11_m0(PARAMS); \
case 0x01: return arcompact_handle##name##_p11_m1(PARAMS); \
} \
\
return 0; \
}; \
#define ARCOMPACT_HANDLER04_TYPE(name) \
ARCOMPACT_RETTYPE arcompact_handle##name(OPS_16) \
{ \
int p = (op & 0x00c00000) >> 22; \
\
switch (p) \
{ \
case 0x00: return arcompact_handle##name##_p00(PARAMS); \
case 0x01: return arcompact_handle##name##_p01(PARAMS); \
case 0x02: return arcompact_handle##name##_p10(PARAMS); \
case 0x03: return arcompact_handle##name##_p11(PARAMS); \
} \
\
return 0; \
}; \
#define ARCOMPACT_HANDLER04_TYPE_PM(name) \
ARCOMPACT_RETTYPE arcompact_handle##name##_p00(OPS_16); \
ARCOMPACT_RETTYPE arcompact_handle##name##_p01(OPS_16); \
ARCOMPACT_RETTYPE arcompact_handle##name##_p10(OPS_16); \
ARCOMPACT_RETTYPE arcompact_handle##name##_p11_m0(OPS_16); \
ARCOMPACT_RETTYPE arcompact_handle##name##_p11_m1(OPS_16); \
ARCOMPACT_HANDLER04_P11_TYPE(name); \
ARCOMPACT_HANDLER04_TYPE(name); \
class arcompact_device : public cpu_device class arcompact_device : public cpu_device
{ {
@ -136,7 +176,7 @@ protected:
ARCOMPACT_RETTYPE arcompact_handle04_1b(OPS_32); ARCOMPACT_RETTYPE arcompact_handle04_1b(OPS_32);
ARCOMPACT_RETTYPE arcompact_handle04_1c(OPS_32); ARCOMPACT_RETTYPE arcompact_handle04_1c(OPS_32);
ARCOMPACT_RETTYPE arcompact_handle04_1d(OPS_32); ARCOMPACT_RETTYPE arcompact_handle04_1d(OPS_32);
ARCOMPACT_RETTYPE arcompact_handle04_20(OPS_32); // ARCOMPACT_RETTYPE arcompact_handle04_20(OPS_32);
ARCOMPACT_RETTYPE arcompact_handle04_21(OPS_32); ARCOMPACT_RETTYPE arcompact_handle04_21(OPS_32);
ARCOMPACT_RETTYPE arcompact_handle04_22(OPS_32); ARCOMPACT_RETTYPE arcompact_handle04_22(OPS_32);
ARCOMPACT_RETTYPE arcompact_handle04_23(OPS_32); ARCOMPACT_RETTYPE arcompact_handle04_23(OPS_32);
@ -727,6 +767,10 @@ protected:
ARCOMPACT_RETTYPE get_insruction(OPS_32); ARCOMPACT_RETTYPE get_insruction(OPS_32);
ARCOMPACT_HANDLER04_TYPE_PM(04_20);
private: private:
address_space_config m_program_config; address_space_config m_program_config;

1426
src/emu/cpu/arcompact/arcompact_execute.c
View File

File diff suppressed because it is too large Load Diff

511
src/emu/cpu/arcompact/arcompactdasm_ops.c
View File

@ -39,6 +39,25 @@ static void ATTR_PRINTF(1,2) print(const char *fmt, ...)
int B_temp = (op & 0x00007000) >> 12; op &= ~0x00007000; \ int B_temp = (op & 0x00007000) >> 12; op &= ~0x00007000; \
int breg = b_temp | (B_temp << 3); \ int breg = b_temp | (B_temp << 3); \
#define COMMON32_GET_creg \
int creg = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0; \
#define COMMON32_GET_u6 \
int u = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0; \
#define COMMON32_GET_areg \
int areg = (op & 0x0000003f) >> 0; op &= ~0x0000003f; \
#define COMMON32_GET_areg_reserved \
int ares = (op & 0x0000003f) >> 0; op &= ~0x0000003f; \
#define COMMON32_GET_F \
int F = (op & 0x00008000) >> 15; op &= ~0x00008000; \
#define COMMON32_GET_p \
int p = (op & 0x00c00000) >> 22; op &= ~0x00c00000; \
#define COMMON32_GET_s12 \ #define COMMON32_GET_s12 \
int S_temp = (op & 0x0000003f) >> 0; op &= ~0x0000003f; \ int S_temp = (op & 0x0000003f) >> 0; op &= ~0x0000003f; \
int s_temp = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0; \ int s_temp = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0; \
@ -182,15 +201,15 @@ int arcompact_01_01_00_helper(DASM_OPS_32, const char* optext)
GET_01_01_01_BRANCH_ADDR GET_01_01_01_BRANCH_ADDR
int c = (op & 0x00000fc0) >> 6; COMMON32_GET_creg
COMMON32_GET_breg; COMMON32_GET_breg;
int n = (op & 0x00000020) >> 5; op &= ~0x00000020; int n = (op & 0x00000020) >> 5; op &= ~0x00000020;
op &= ~0x07007fe0; op &= ~0x07007fe0;
if ((breg != LIMM_REG) && (c != LIMM_REG)) if ((breg != LIMM_REG) && (creg != LIMM_REG))
{ {
print("%s%s %s, %s %08x (%08x)", optext, delaybit[n], regnames[breg], regnames[c], PC_ALIGNED32 + (address * 2), op & ~0xf8fe800f); print("%s%s %s, %s %08x (%08x)", optext, delaybit[n], regnames[breg], regnames[creg], PC_ALIGNED32 + (address * 2), op & ~0xf8fe800f);
} }
else else
{ {
@ -198,11 +217,11 @@ int arcompact_01_01_00_helper(DASM_OPS_32, const char* optext)
GET_LIMM_32; GET_LIMM_32;
size = 8; size = 8;
if ((breg == LIMM_REG) && (c != LIMM_REG)) if ((breg == LIMM_REG) && (creg != LIMM_REG))
{ {
print("%s%s (%08x) %s %08x (%08x)", optext, delaybit[n], limm, regnames[c], PC_ALIGNED32 + (address * 2), op & ~0xf8fe800f); print("%s%s (%08x) %s %08x (%08x)", optext, delaybit[n], limm, regnames[creg], PC_ALIGNED32 + (address * 2), op & ~0xf8fe800f);
} }
else if ((c == LIMM_REG) && (breg != LIMM_REG)) else if ((creg == LIMM_REG) && (breg != LIMM_REG))
{ {
print("%s%s %s, (%08x) %08x (%08x)", optext, delaybit[n], regnames[breg], limm, PC_ALIGNED32 + (address * 2), op & ~0xf8fe800f); print("%s%s %s, (%08x) %08x (%08x)", optext, delaybit[n], regnames[breg], limm, PC_ALIGNED32 + (address * 2), op & ~0xf8fe800f);
} }
@ -239,7 +258,7 @@ int arcompact_01_01_01_helper(DASM_OPS_32, const char* optext)
// 0000 1bbb ssss sss1 SBBB uuuu uuN1 iiii // 0000 1bbb ssss sss1 SBBB uuuu uuN1 iiii
GET_01_01_01_BRANCH_ADDR GET_01_01_01_BRANCH_ADDR
int u = (op & 0x00000fc0) >> 6; COMMON32_GET_u6
COMMON32_GET_breg; COMMON32_GET_breg;
int n = (op & 0x00000020) >> 5; op &= ~0x00000020; int n = (op & 0x00000020) >> 5; op &= ~0x00000020;
@ -270,7 +289,7 @@ int arcompact_handle02_dasm(DASM_OPS_32)
// 0001 0bbb ssss ssss SBBB DaaZ ZXAA AAAA // 0001 0bbb ssss ssss SBBB DaaZ ZXAA AAAA
int size = 4; int size = 4;
int A = (op & 0x0000003f) >> 0; //op &= ~0x0000003f; COMMON32_GET_areg
int X = (op & 0x00000040) >> 6; //op &= ~0x00000040; int X = (op & 0x00000040) >> 6; //op &= ~0x00000040;
int Z = (op & 0x00000180) >> 7; //op &= ~0x00000180; int Z = (op & 0x00000180) >> 7; //op &= ~0x00000180;
int a = (op & 0x00000600) >> 9; //op &= ~0x00000600; int a = (op & 0x00000600) >> 9; //op &= ~0x00000600;
@ -294,7 +313,7 @@ int arcompact_handle02_dasm(DASM_OPS_32)
output += sprintf( output, "%s", addressmode[a]); output += sprintf( output, "%s", addressmode[a]);
output += sprintf( output, "%s", cachebit[D]); output += sprintf( output, "%s", cachebit[D]);
output += sprintf( output, " "); output += sprintf( output, " ");
output += sprintf( output, "%s <- ", regnames[A]); output += sprintf( output, "%s <- ", regnames[areg]);
output += sprintf( output, "["); output += sprintf( output, "[");
if (breg == LIMM_REG) output += sprintf( output, "(%08x), ", limm); if (breg == LIMM_REG) output += sprintf( output, "(%08x), ", limm);
else output += sprintf( output, "%s, ", regnames[breg]); else output += sprintf( output, "%s, ", regnames[breg]);
@ -324,7 +343,7 @@ int arcompact_handle03_dasm(DASM_OPS_32)
int Z = (op & 0x00000006) >> 1; op &= ~0x00000006; int Z = (op & 0x00000006) >> 1; op &= ~0x00000006;
int a = (op & 0x00000018) >> 3; op &= ~0x00000018; int a = (op & 0x00000018) >> 3; op &= ~0x00000018;
int D = (op & 0x00000020) >> 5; op &= ~0x00000020; int D = (op & 0x00000020) >> 5; op &= ~0x00000020;
int C = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0; COMMON32_GET_creg
if (breg == LIMM_REG) if (breg == LIMM_REG)
{ {
@ -346,7 +365,7 @@ int arcompact_handle03_dasm(DASM_OPS_32)
output += sprintf( output, "%03x", sdat); output += sprintf( output, "%03x", sdat);
output += sprintf( output, "] <- "); output += sprintf( output, "] <- ");
if (C == LIMM_REG) if (creg == LIMM_REG)
{ {
if (!got_limm) if (!got_limm)
{ {
@ -358,7 +377,7 @@ int arcompact_handle03_dasm(DASM_OPS_32)
} }
else else
{ {
output += sprintf(output, "%s", regnames[C]); output += sprintf(output, "%s", regnames[creg]);
} }
if (R) output += sprintf( output, "(reserved bit set)"); if (R) output += sprintf( output, "(reserved bit set)");
@ -367,8 +386,7 @@ int arcompact_handle03_dasm(DASM_OPS_32)
return size; return size;
} }
int arcompact_handle04_p00_helper_dasm(DASM_OPS_32, const char* optext, int ignore_dst, int b_reserved)
int arcompact_handle04_helper_dasm(DASM_OPS_32, const char* optext, int ignore_dst, int b_reserved)
{ {
// PP // PP
// 0010 0bbb 00ii iiii FBBB CCCC CCAA AAAA // 0010 0bbb 00ii iiii FBBB CCCC CCAA AAAA
@ -376,13 +394,14 @@ int arcompact_handle04_helper_dasm(DASM_OPS_32, const char* optext, int ignore_d
UINT32 limm = 0; UINT32 limm = 0;
int got_limm = 0; int got_limm = 0;
int p = (op & 0x00c00000) >> 22; op &= ~0x00c00000;
COMMON32_GET_breg; COMMON32_GET_breg;
int F = (op & 0x00008000) >> 15; op &= ~0x00008000; COMMON32_GET_F;
COMMON32_GET_creg
COMMON32_GET_areg
output += sprintf( output, "%s", optext); output += sprintf(output, "%s", optext);
output += sprintf( output, "%s", flagbit[F]); output += sprintf(output, "%s", flagbit[F]);
// output += sprintf( output, " p(%d)", p); // output += sprintf( output, " p(%d)", p);
if (!b_reserved) if (!b_reserved)
@ -392,7 +411,181 @@ int arcompact_handle04_helper_dasm(DASM_OPS_32, const char* optext, int ignore_d
GET_LIMM_32; GET_LIMM_32;
size = 8; size = 8;
got_limm = 1; got_limm = 1;
output += sprintf( output, "(%08x) ", limm ); output += sprintf(output, " 0x%08x ", limm);
}
else
{
output += sprintf(output, " %s, ", regnames[breg]);
}
}
else
{
if (breg) output += sprintf(output, "reserved(%s), ", regnames[breg]);
}
if (creg == LIMM_REG)
{
if (!got_limm)
{
GET_LIMM_32;
size = 8;
}
output += sprintf(output, " 0x%08x ", limm);
if (ignore_dst == 0)
{
if (areg != LIMM_REG) output += sprintf(output, "DST(%s)", regnames[areg]);
else output += sprintf(output, "<no dst>");
}
else
{
if (ignore_dst == 1) { if (areg) output += sprintf(output, "unused(%s)", regnames[areg]); }
else
{
if (areg != LIMM_REG) output += sprintf(output, "invalid(%s)", regnames[areg]);
else output += sprintf(output, "<mulres>");
} // mul operations expect A to be set to LIMM (no output)
}
}
else
{
output += sprintf(output, "C(%s) ", regnames[creg]);
if (ignore_dst == 0)
{
if (areg != LIMM_REG) output += sprintf(output, "DST(%s)", regnames[areg]);
else output += sprintf(output, "<no dst>");
}
else
{
if (ignore_dst == 1) { if (areg) output += sprintf(output, "unused(%s)", regnames[areg]); }
else
{
if (areg != LIMM_REG) output += sprintf(output, "invalid(%s)", regnames[areg]);
else output += sprintf(output, "<mulres>");
} // mul operations expect A to be set to LIMM (no output)
}
}
return size;
}
int arcompact_handle04_p01_helper_dasm(DASM_OPS_32, const char* optext, int ignore_dst, int b_reserved)
{
int size = 4;
UINT32 limm = 0;
//int got_limm = 0;
COMMON32_GET_breg;
COMMON32_GET_F
COMMON32_GET_u6
COMMON32_GET_areg
output += sprintf(output, "%s", optext);
output += sprintf(output, "%s", flagbit[F]);
// output += sprintf( output, " p(%d)", p);
if (!b_reserved)
{
if (breg == LIMM_REG)
{
GET_LIMM_32;
size = 8;
//got_limm = 1;
output += sprintf(output, " 0x%08x ", limm);
}
else
{
output += sprintf(output, " %s, ", regnames[breg]);
}
}
else
{
if (breg) output += sprintf(output, "reserved(%s), ", regnames[breg]);
}
output += sprintf(output, "U(%02x) ", u);
if (ignore_dst == 0)
{
if (areg != LIMM_REG) output += sprintf(output, "DST(%s)", regnames[areg]);
else output += sprintf(output, "<no dst>");
}
else
{
if (ignore_dst == 1) { if (areg) output += sprintf(output, "unused(%s)", regnames[areg]); }
else
{
if (areg != LIMM_REG) output += sprintf(output, "invalid(%s)", regnames[areg]);
else output += sprintf(output, "<mulres>");
} // mul operations expect A to be set to LIMM (no output)
}
return size;
}
int arcompact_handle04_p10_helper_dasm(DASM_OPS_32, const char* optext, int b_reserved)
{
int size = 4;
UINT32 limm = 0;
//int got_limm = 0;
COMMON32_GET_breg;
COMMON32_GET_F
COMMON32_GET_s12;
output += sprintf(output, "%s", optext);
output += sprintf(output, "%s", flagbit[F]);
// output += sprintf( output, " p(%d)", p);
if (!b_reserved)
{
if (breg == LIMM_REG)
{
GET_LIMM_32;
size = 8;
//got_limm = 1;
output += sprintf(output, " 0x%08x ", limm);
}
else
{
output += sprintf(output, " %s, ", regnames[breg]);
}
}
else
{
if (breg) output += sprintf(output, "reserved(%s), ", regnames[breg]);
}
output += sprintf(output, "S(%02x)", S);
return size;
}
int arcompact_handle04_p11_m0_helper_dasm(DASM_OPS_32, const char* optext, int b_reserved)
{
int size = 4;
UINT32 limm = 0;
int got_limm = 0;
COMMON32_GET_breg;
COMMON32_GET_F
COMMON32_GET_CONDITION;
COMMON32_GET_creg
output += sprintf(output, "%s", optext);
output += sprintf(output, "%s", flagbit[F]);
// output += sprintf( output, " p(%d)", p);
if (!b_reserved)
{
if (breg == LIMM_REG)
{
GET_LIMM_32;
size = 8;
got_limm = 1;
output += sprintf(output, " 0x%08x ", limm);
} }
else else
@ -406,125 +599,98 @@ int arcompact_handle04_helper_dasm(DASM_OPS_32, const char* optext, int ignore_d
} }
if (p == 0) output += sprintf(output, " Cond<%s> ", conditions[condition]);
if (creg == LIMM_REG)
{ {
// 0010 0bbb 00ii iiii FBBB CCCC CCAA AAAA if (!got_limm)
int C = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0;
int A = (op & 0x0000003f) >> 0; op &= ~0x0000003f;
if (C == LIMM_REG)
{ {
if (!got_limm) GET_LIMM_32;
{ size = 8;
GET_LIMM_32;
size = 8;
}
output += sprintf( output, "(%08x) ", limm );
if (ignore_dst == 0)
{
if (A != LIMM_REG) output += sprintf(output, "DST(%s)", regnames[A]);
else output += sprintf(output, "<no dst>");
}
else
{
if (ignore_dst == 1) { if (A) output += sprintf(output, "unused(%s)", regnames[A]); }
else
{
if (A != LIMM_REG) output += sprintf(output, "invalid(%s)", regnames[A]);
else output += sprintf(output, "<mulres>");
} // mul operations expect A to be set to LIMM (no output)
}
}
else
{
output += sprintf( output, "C(%s) ", regnames[C]);
if (ignore_dst == 0)
{
if (A != LIMM_REG) output += sprintf(output, "DST(%s)", regnames[A]);
else output += sprintf(output, "<no dst>");
}
else
{
if (ignore_dst == 1) { if (A) output += sprintf(output, "unused(%s)", regnames[A]); }
else
{
if (A != LIMM_REG) output += sprintf(output, "invalid(%s)", regnames[A]);
else output += sprintf(output, "<mulres>");
} // mul operations expect A to be set to LIMM (no output)
}
} }
output += sprintf(output, " 0x%08x ", limm);
} }
else if (p == 1) else
{ {
// 0010 0bbb 00ii iiii FBBB UUUU UUAA AAAA output += sprintf(output, "C(%s)", regnames[creg]);
int U = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0;
int A = (op & 0x0000003f) >> 0; op &= ~0x0000003f;
output += sprintf( output, "U(%02x) ", U );
if (ignore_dst == 0)
{
if (A != LIMM_REG) output += sprintf(output, "DST(%s)", regnames[A]);
else output += sprintf(output, "<no dst>");
}
else
{
if (ignore_dst == 1) { if (A) output += sprintf(output, "unused(%s)", regnames[A]); }
else
{
if (A != LIMM_REG) output += sprintf(output, "invalid(%s)", regnames[A]);
else output += sprintf(output, "<mulres>");
} // mul operations expect A to be set to LIMM (no output)
}
}
else if (p == 2)
{
COMMON32_GET_s12;
output += sprintf( output, "S(%02x)", S);
}
else if (p == 3)
{
int M = (op & 0x00000020) >> 5; op &= ~0x00000020;
COMMON32_GET_CONDITION
output += sprintf( output, " M(%d)", M);
output += sprintf( output, " Cond<%s> ", conditions[condition]);
if (M == 0)
{
int C = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0;
if (C == LIMM_REG)
{
if (!got_limm)
{
GET_LIMM_32;
size = 8;
}
output += sprintf(output, "(%08x)", limm);
}
else
{
output += sprintf(output, "C(%s)", regnames[C]);
}
}
else if (M == 1)
{
int U = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0;
output += sprintf( output, "U(%02x)", U);
}
} }
return size; return size;
} }
int arcompact_handle04_p11_m1_helper_dasm(DASM_OPS_32, const char* optext, int b_reserved)
{
int size = 4;
UINT32 limm = 0;
//int got_limm = 0;
COMMON32_GET_breg;
COMMON32_GET_F
COMMON32_GET_CONDITION;
COMMON32_GET_u6
output += sprintf(output, "%s", optext);
output += sprintf(output, "%s", flagbit[F]);
// output += sprintf( output, " p(%d)", p);
if (!b_reserved)
{
if (breg == LIMM_REG)
{
GET_LIMM_32;
size = 8;
//got_limm = 1;
output += sprintf(output, " 0x%08x ", limm);
}
else
{
output += sprintf(output, " %s, ", regnames[breg]);
}
}
else
{
if (breg) output += sprintf(output, "reserved(%s), ", regnames[breg]);
}
output += sprintf(output, " Cond<%s> ", conditions[condition]);
output += sprintf(output, "U(%02x)", u);
return size;
}
int arcompact_handle04_p11_helper_dasm(DASM_OPS_32, const char* optext, int b_reserved)
{
int M = (op & 0x00000020) >> 5; op &= ~0x00000020;
switch (M)
{
case 0x00: return arcompact_handle04_p11_m0_helper_dasm(DASM_PARAMS, optext, b_reserved);
case 0x01: return arcompact_handle04_p11_m1_helper_dasm(DASM_PARAMS, optext, b_reserved);
}
return 0;
}
int arcompact_handle04_helper_dasm(DASM_OPS_32, const char* optext, int ignore_dst, int b_reserved)
{
COMMON32_GET_p;
switch (p)
{
case 0x00: return arcompact_handle04_p00_helper_dasm(DASM_PARAMS, optext, ignore_dst, b_reserved);
case 0x01: return arcompact_handle04_p01_helper_dasm(DASM_PARAMS, optext, ignore_dst, b_reserved);
case 0x02: return arcompact_handle04_p10_helper_dasm(DASM_PARAMS, optext, b_reserved);
case 0x03: return arcompact_handle04_p11_helper_dasm(DASM_PARAMS, optext, b_reserved);
}
return 0;
}
int arcompact_handle04_00_dasm(DASM_OPS_32) int arcompact_handle04_00_dasm(DASM_OPS_32)
{ {
return arcompact_handle04_helper_dasm(DASM_PARAMS, "ADD", 0,0); return arcompact_handle04_helper_dasm(DASM_PARAMS, "ADD", 0,0);
@ -706,7 +872,7 @@ int arcompact_handle04_23_dasm(DASM_OPS_32)
int arcompact_handle04_28_dasm(DASM_OPS_32) // LPcc (loop setup) int arcompact_handle04_28_dasm(DASM_OPS_32) // LPcc (loop setup)
{ {
COMMON32_GET_breg; // breg is reserved COMMON32_GET_breg; // breg is reserved
int p = (op & 0x00c00000) >> 22; op &= ~0x00c00000; COMMON32_GET_p;
if (p == 0x00) if (p == 0x00)
{ {
@ -725,7 +891,7 @@ int arcompact_handle04_28_dasm(DASM_OPS_32) // LPcc (loop setup)
} }
else if (p == 0x03) // Loop conditional else if (p == 0x03) // Loop conditional
{ // 0010 0RRR 1110 1000 0RRR uuuu uu1Q QQQQ { // 0010 0RRR 1110 1000 0RRR uuuu uu1Q QQQQ
int u = (op & 0x00000fc0)>>6; COMMON32_GET_u6
COMMON32_GET_CONDITION COMMON32_GET_CONDITION
output += sprintf(output, "LP<%s> (start %08x, end %08x)", conditions[condition], pc + 4, pc + u*2); output += sprintf(output, "LP<%s> (start %08x, end %08x)", conditions[condition], pc + 4, pc + u*2);
@ -764,9 +930,9 @@ int arcompact_handle04_2a_dasm(DASM_OPS_32) // Load FROM Auxiliary register TO
UINT32 limm = 0; UINT32 limm = 0;
int got_limm = 0; int got_limm = 0;
int p = (op & 0x00c00000) >> 22; op &= ~0x00c00000; COMMON32_GET_p;
COMMON32_GET_breg; COMMON32_GET_breg;
int F = (op & 0x00008000) >> 15; op &= ~0x00008000; // must be 0 COMMON32_GET_F
output += sprintf( output, "LR"); output += sprintf( output, "LR");
if (F) output += sprintf( output, ".<F set, illegal>"); if (F) output += sprintf( output, ".<F set, illegal>");
@ -788,10 +954,10 @@ int arcompact_handle04_2a_dasm(DASM_OPS_32) // Load FROM Auxiliary register TO
if (p == 0) if (p == 0)
{ {
int C = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0; COMMON32_GET_creg
int res = (op & 0x0000003f) >> 0; op &= ~0x0000003f; COMMON32_GET_areg_reserved
if (C == LIMM_REG) if (creg == LIMM_REG)
{ {
if (!got_limm) if (!got_limm)
{ {
@ -804,20 +970,20 @@ int arcompact_handle04_2a_dasm(DASM_OPS_32) // Load FROM Auxiliary register TO
} }
else else
{ {
output += sprintf( output, "C(%s) ", regnames[C]); output += sprintf( output, "C(%s) ", regnames[creg]);
} }
if (res) output += sprintf( output, "reserved(%02x) ", res ); if (ares) output += sprintf( output, "reserved(%02x) ", ares );
} }
else if (p == 1) else if (p == 1)
{ {
int U = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0; COMMON32_GET_u6
int res = (op & 0x0000003f) >> 0; op &= ~0x0000003f; COMMON32_GET_areg_reserved
int auxreg = U; int auxreg = u;
PRINT_AUX_REGNAME PRINT_AUX_REGNAME
if (res) output += sprintf( output, "reserved(%02x) ", res ); if (ares) output += sprintf( output, "reserved(%02x) ", ares );
} }
else if (p == 2) else if (p == 2)
{ {
@ -844,9 +1010,9 @@ int arcompact_handle04_2b_dasm(DASM_OPS_32) // Store TO Auxiliary register FROM
UINT32 limm = 0; UINT32 limm = 0;
int got_limm = 0; int got_limm = 0;
int p = (op & 0x00c00000) >> 22; op &= ~0x00c00000; COMMON32_GET_p;
COMMON32_GET_breg; COMMON32_GET_breg;
int F = (op & 0x00008000) >> 15; op &= ~0x00008000; COMMON32_GET_F
output += sprintf( output, "SR"); output += sprintf( output, "SR");
if (F) output += sprintf( output, ".<F set, illegal>"); if (F) output += sprintf( output, ".<F set, illegal>");
@ -872,10 +1038,10 @@ int arcompact_handle04_2b_dasm(DASM_OPS_32) // Store TO Auxiliary register FROM
if (p == 0) if (p == 0)
{ {
int C = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0; COMMON32_GET_creg
int res = (op & 0x0000003f) >> 0; op &= ~0x0000003f; COMMON32_GET_areg_reserved
if (C == LIMM_REG) if (creg == LIMM_REG)
{ {
if (!got_limm) if (!got_limm)
{ {
@ -888,24 +1054,24 @@ int arcompact_handle04_2b_dasm(DASM_OPS_32) // Store TO Auxiliary register FROM
} }
else else
{ {
output += sprintf( output, "[%s]", regnames[C]); output += sprintf( output, "[%s]", regnames[creg]);
} }
if (res) output += sprintf( output, " (reserved %02x) ", res ); if (ares) output += sprintf( output, " (reserved %02x) ", ares );
} }
else if (p == 1) else if (p == 1)
{ {
int U = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0; COMMON32_GET_u6
int res = (op & 0x0000003f) >> 0; op &= ~0x0000003f; COMMON32_GET_areg_reserved
int auxreg = U; int auxreg = u;
PRINT_AUX_REGNAME PRINT_AUX_REGNAME
if (res) output += sprintf( output, " (reserved %02x) ", res ); if (ares) output += sprintf( output, " (reserved %02x) ", ares );
} }
@ -939,9 +1105,9 @@ int arcompact_handle04_2f_helper_dasm(DASM_OPS_32, const char* optext)
// 0010 0bbb pp10 1111 FBBB CCCC CCII IIII // 0010 0bbb pp10 1111 FBBB CCCC CCII IIII
int size = 4; int size = 4;
int p = (op & 0x00c00000) >> 22; op &= ~0x00c00000; COMMON32_GET_p;
COMMON32_GET_breg; COMMON32_GET_breg;
int F = (op & 0x00008000) >> 15; op &= ~0x00008000; COMMON32_GET_F
output += sprintf( output, "%s", optext); output += sprintf( output, "%s", optext);
output += sprintf( output, "%s", flagbit[F]); output += sprintf( output, "%s", flagbit[F]);
@ -959,9 +1125,9 @@ int arcompact_handle04_2f_helper_dasm(DASM_OPS_32, const char* optext)
if (p == 0) if (p == 0)
{ {
int C = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0; COMMON32_GET_creg
if (C == LIMM_REG) if (creg == LIMM_REG)
{ {
UINT32 limm; UINT32 limm;
GET_LIMM_32; GET_LIMM_32;
@ -971,14 +1137,14 @@ int arcompact_handle04_2f_helper_dasm(DASM_OPS_32, const char* optext)
} }
else else
{ {
output += sprintf( output, "C(%s) ", regnames[C]); output += sprintf( output, "C(%s) ", regnames[creg]);
} }
} }
else if (p == 1) else if (p == 1)
{ {
int U = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0; COMMON32_GET_u6
output += sprintf( output, "U(0x%02x) ", U); output += sprintf( output, "U(0x%02x) ", u);
} }
else if (p == 2) else if (p == 2)
{ {
@ -1035,13 +1201,13 @@ int arcompact_handle04_3x_helper_dasm(DASM_OPS_32, int dsize, int extend)
int mode = (op & 0x00c00000) >> 22; op &= ~0x00c00000; int mode = (op & 0x00c00000) >> 22; op &= ~0x00c00000;
COMMON32_GET_breg; COMMON32_GET_breg;
int D = (op & 0x00008000) >> 15; op &= ~0x00008000; int D = (op & 0x00008000) >> 15; op &= ~0x00008000;
int C = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0; COMMON32_GET_creg
int A = (op & 0x0000003f) >> 0; op &= ~0x0000003f; COMMON32_GET_areg
output += sprintf(output, "%s", addressmode[mode]); output += sprintf(output, "%s", addressmode[mode]);
output += sprintf(output, "%s", cachebit[D]); output += sprintf(output, "%s", cachebit[D]);
output += sprintf( output, " %s. ", regnames[A]); output += sprintf( output, " %s. ", regnames[areg]);
if (breg == LIMM_REG) if (breg == LIMM_REG)
{ {
@ -1056,7 +1222,7 @@ int arcompact_handle04_3x_helper_dasm(DASM_OPS_32, int dsize, int extend)
output += sprintf(output, "[%s, ", regnames[breg]); output += sprintf(output, "[%s, ", regnames[breg]);
} }
if (C == LIMM_REG) if (creg == LIMM_REG)
{ {
if (!got_limm) if (!got_limm)
{ {
@ -1068,7 +1234,7 @@ int arcompact_handle04_3x_helper_dasm(DASM_OPS_32, int dsize, int extend)
} }
else else
{ {
output += sprintf( output, "%s]", regnames[C]); output += sprintf( output, "%s]", regnames[creg]);
} }
@ -1124,9 +1290,9 @@ int arcompact_handle05_2f_0x_helper_dasm(DASM_OPS_32, const char* optext)
int size = 4; int size = 4;
int p = (op & 0x00c00000) >> 22; op &= ~0x00c00000; COMMON32_GET_p;
COMMON32_GET_breg; COMMON32_GET_breg;
int F = (op & 0x00008000) >> 15;op &= ~0x00008000; COMMON32_GET_F
output += sprintf( output, "%s", optext); output += sprintf( output, "%s", optext);
output += sprintf( output, "%s", flagbit[F]); output += sprintf( output, "%s", flagbit[F]);
@ -1137,9 +1303,9 @@ int arcompact_handle05_2f_0x_helper_dasm(DASM_OPS_32, const char* optext)
if (p == 0) if (p == 0)
{ {
int C = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0; COMMON32_GET_creg
if (C == LIMM_REG) if (creg == LIMM_REG)
{ {
UINT32 limm; UINT32 limm;
GET_LIMM_32; GET_LIMM_32;
@ -1149,14 +1315,13 @@ int arcompact_handle05_2f_0x_helper_dasm(DASM_OPS_32, const char* optext)
} }
else else
{ {
output += sprintf( output, "C(%s) ", regnames[C]); output += sprintf( output, "C(%s) ", regnames[creg]);
} }
} }
else if (p == 1) else if (p == 1)
{ {
int U = (op & 0x00000fc0) >> 6; op &= ~0x00000fc0; COMMON32_GET_u6
output += sprintf( output, "U(0x%02x) ", u);
output += sprintf( output, "U(0x%02x) ", U);
} }
else if (p == 2) else if (p == 2)
{ {

4
src/emu/cpu/cpu.mak
View File

@ -100,8 +100,8 @@ $(CPUOBJ)/arc/arc.o: $(CPUSRC)/arc/arc.c \
ifneq ($(filter ARCOMPACT,$(CPUS)),) ifneq ($(filter ARCOMPACT,$(CPUS)),)
OBJDIRS += $(CPUOBJ)/arcompact OBJDIRS += $(CPUOBJ)/arcompact
CPUOBJS += $(CPUOBJ)/arcompact/arcompact.o CPUOBJS += $(CPUOBJ)/arcompact/arcompact.o $(CPUOBJ)/arcompact/arcompact_execute.o
DASMOBJS += $(CPUOBJ)/arcompact/arcompactdasm.o $(CPUOBJ)/arcompact/arcompactdasm_dispatch.o $(CPUOBJ)/arcompact/arcompactdasm_ops.o $(CPUOBJ)/arcompact/arcompact_execute.o $(CPUOBJ)/arcompact/arcompact_common.o DASMOBJS += $(CPUOBJ)/arcompact/arcompactdasm.o $(CPUOBJ)/arcompact/arcompactdasm_dispatch.o $(CPUOBJ)/arcompact/arcompactdasm_ops.o $(CPUOBJ)/arcompact/arcompact_common.o
endif endif
$(CPUOBJ)/arcompact/arcompact.o: $(CPUSRC)/arcompact/arcompact.c \ $(CPUOBJ)/arcompact/arcompact.o: $(CPUSRC)/arcompact/arcompact.c \