concept: Add note about baud rates

This commit is contained in:
AJR 2020-08-28 20:58:59 -04:00
parent e46f2d614b
commit e1fcb43459

View File

@ -29,6 +29,12 @@
Raphael Nabet, Brett Wyer, 2003-2005
Major reworking by R. Belmont 2012-2013 resulting in bootable floppies
ACIA baud rates are 1.36% slower than normal by design. The clock division
used as the BRG input for all three is about 1.818 MHz, not the standard
1.8432 MHz. The schematics indicate a PCB option to leave the 74LS161 at
U212 unpopulated and use a secondary XTAL as the baud rate clock. This
XTAL is also specified as 1.818 MHz.
*/
#include "emu.h"