mirror of
https://github.com/holub/mame
synced 2025-04-29 19:37:17 +03:00
Various improvements to Magic the Gathering: Armageddon [Phil Bennett]
This commit is contained in:
Phil Bennett
parent
9b43e2c2c7
commit
e7bc43c96e
@ -1,8 +1,12 @@
|
||||
/*
|
||||
/***************************************************************************
|
||||
|
||||
Skeleton Driver
|
||||
Magic the Gathering: Armageddon
|
||||
|
||||
preliminary driver by Phil Bennett
|
||||
|
||||
|
||||
PCB Information (needs tidying:)
|
||||
|
||||
Magic the Gathereing: Armageddon by Acclaim
|
||||
|
||||
TOP Board
|
||||
.20u 27c4001 stickered U20
|
||||
@ -107,101 +111,886 @@ Xilinx XC3120A
|
||||
29.500000 osciallator by ZR36120PQC
|
||||
Medium size chip with heat sink on it
|
||||
|
||||
***************************************************************************/
|
||||
|
||||
*/
|
||||
|
||||
#define ADDRESS_MAP_MODERN
|
||||
#include "emu.h"
|
||||
#include "cpu/mips/mips3.h"
|
||||
#include "cpu/adsp2100/adsp2100.h"
|
||||
#include "sound/dmadac.h"
|
||||
#include "video/voodoo.h"
|
||||
#include "machine/pci.h"
|
||||
|
||||
|
||||
/* TODO: Two 3Dfx Voodoo chipsets are used in SLI configuration */
|
||||
// #define USE_TWO_3DFX
|
||||
|
||||
class magictg_state : public driver_device
|
||||
{
|
||||
public:
|
||||
magictg_state(const machine_config &mconfig, device_type type, const char *tag)
|
||||
: driver_device(mconfig, type, tag) { }
|
||||
magictg_state(const machine_config &mconfig, device_type type, const char* tag)
|
||||
: driver_device(mconfig, type, tag),
|
||||
m_mips(*this, "mips"),
|
||||
m_adsp(*this, "adsp"),
|
||||
m_pci(*this, "pcibus")
|
||||
{ }
|
||||
|
||||
required_device<cpu_device> m_mips;
|
||||
required_device<adsp2181_device> m_adsp;
|
||||
required_device<pci_bus_device> m_pci;
|
||||
|
||||
|
||||
/* ASIC */
|
||||
struct
|
||||
{
|
||||
UINT32 src_addr;
|
||||
UINT32 dst_addr;
|
||||
UINT32 ctrl;
|
||||
UINT32 count;
|
||||
} m_dma_ch[3];
|
||||
|
||||
|
||||
/* ADSP-2181 */
|
||||
UINT32* m_adsp_pram;
|
||||
|
||||
struct
|
||||
{
|
||||
UINT16 bdma_internal_addr;
|
||||
UINT16 bdma_external_addr;
|
||||
UINT16 bdma_control;
|
||||
UINT16 bdma_word_count;
|
||||
} m_adsp_regs;
|
||||
|
||||
|
||||
/* 3Dfx Voodoo */
|
||||
device_t* m_voodoo[2];
|
||||
|
||||
struct
|
||||
{
|
||||
/* PCI */
|
||||
UINT32 command;
|
||||
UINT32 base_addr;
|
||||
|
||||
UINT32 init_enable;
|
||||
} m_voodoo_pci_regs[2];
|
||||
|
||||
|
||||
struct
|
||||
{
|
||||
/* PCI */
|
||||
UINT32 command;
|
||||
UINT32 base_addr;
|
||||
|
||||
/* Memory-mapped */
|
||||
UINT32 as_regs[19];
|
||||
} m_zr36120;
|
||||
|
||||
|
||||
DECLARE_READ32_MEMBER( zr36120_r );
|
||||
DECLARE_WRITE32_MEMBER( zr36120_w );
|
||||
|
||||
DECLARE_READ32_MEMBER( f0_r );
|
||||
DECLARE_WRITE32_MEMBER( f0_w );
|
||||
|
||||
DECLARE_READ32_MEMBER( unk_r );
|
||||
DECLARE_READ32_MEMBER( rand_r );
|
||||
|
||||
DECLARE_READ32_MEMBER( serial_r );
|
||||
DECLARE_WRITE32_MEMBER( serial_w );
|
||||
|
||||
DECLARE_READ32_MEMBER( adsp_idma_data_r );
|
||||
DECLARE_WRITE32_MEMBER( adsp_idma_data_w );
|
||||
DECLARE_WRITE32_MEMBER( adsp_idma_addr_w );
|
||||
|
||||
DECLARE_READ32_MEMBER( adsp_status_r );
|
||||
DECLARE_READ16_MEMBER( adsp_control_r );
|
||||
DECLARE_WRITE16_MEMBER( adsp_control_w );
|
||||
|
||||
void zr36120_reset();
|
||||
|
||||
protected:
|
||||
virtual void machine_start();
|
||||
virtual void machine_reset();
|
||||
};
|
||||
|
||||
|
||||
static VIDEO_START(magictg)
|
||||
/*************************************
|
||||
*
|
||||
* Machine initialization
|
||||
*
|
||||
*************************************/
|
||||
|
||||
void magictg_state::machine_start()
|
||||
{
|
||||
m_voodoo[0] = machine().device("voodoo_0");
|
||||
m_voodoo[1] = machine().device("voodoo_1");
|
||||
}
|
||||
|
||||
|
||||
void magictg_state::machine_reset()
|
||||
{
|
||||
UINT8 *adsp_boot = (UINT8*)machine().region("adsp")->base();
|
||||
|
||||
zr36120_reset();
|
||||
|
||||
/* Load 32 program words (96 bytes) via BDMA */
|
||||
for (int i = 0; i < 32; i ++)
|
||||
{
|
||||
UINT32 word;
|
||||
|
||||
word = adsp_boot[i*3 + 0] << 16;
|
||||
word |= adsp_boot[i*3 + 1] << 8;
|
||||
word |= adsp_boot[i*3 + 2];
|
||||
|
||||
m_adsp_pram[i] = word;
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/*************************************
|
||||
*
|
||||
* Video
|
||||
*
|
||||
*************************************/
|
||||
|
||||
static VIDEO_START( magictg )
|
||||
{
|
||||
|
||||
}
|
||||
|
||||
static SCREEN_UPDATE(magictg)
|
||||
static SCREEN_UPDATE( magictg )
|
||||
{
|
||||
return 0;
|
||||
magictg_state* state = screen->machine().driver_data<magictg_state>();
|
||||
return voodoo_update(state->m_voodoo[0], bitmap, cliprect) ? 0 : UPDATE_HAS_NOT_CHANGED;
|
||||
}
|
||||
|
||||
/* ?? */
|
||||
static const mips3_config r4600_config =
|
||||
|
||||
/*************************************
|
||||
*
|
||||
* 3Dfx Voodoo
|
||||
*
|
||||
*************************************/
|
||||
|
||||
static UINT32 pci_dev0_r(device_t *busdevice, device_t *device, int function, int reg, UINT32 mem_mask)
|
||||
{
|
||||
mame_printf_debug("PCI[0] READ: %x\n", reg);
|
||||
return 0x00000000; // TODO
|
||||
}
|
||||
|
||||
static void pci_dev0_w(device_t *busdevice, device_t *device, int function, int reg, UINT32 data, UINT32 mem_mask)
|
||||
{
|
||||
|
||||
}
|
||||
|
||||
|
||||
static UINT32 voodoo_0_pci_r(device_t *busdevice, device_t *device, int function, int reg, UINT32 mem_mask)
|
||||
{
|
||||
magictg_state* state = device->machine().driver_data<magictg_state>();
|
||||
UINT32 val = 0;
|
||||
|
||||
switch (reg)
|
||||
{
|
||||
case 0:
|
||||
val = 0x0001121a;
|
||||
break;
|
||||
case 0x10:
|
||||
val = state->m_voodoo_pci_regs[0].base_addr;
|
||||
break;
|
||||
case 0x40:
|
||||
val = state->m_voodoo_pci_regs[0].init_enable;
|
||||
break;
|
||||
default:
|
||||
mame_printf_debug("Voodoo[0] PCI R: %x\n", reg);
|
||||
}
|
||||
return val;
|
||||
}
|
||||
|
||||
static void voodoo_0_pci_w(device_t *busdevice, device_t *device, int function, int reg, UINT32 data, UINT32 mem_mask)
|
||||
{
|
||||
magictg_state* state = device->machine().driver_data<magictg_state>();
|
||||
|
||||
switch (reg)
|
||||
{
|
||||
case 0x04:
|
||||
state->m_voodoo_pci_regs[0].command = data & 0x3;
|
||||
break;
|
||||
case 0x10:
|
||||
if (data == 0xffffffff)
|
||||
state->m_voodoo_pci_regs[0].base_addr = 0xff000000;
|
||||
else
|
||||
state->m_voodoo_pci_regs[0].base_addr = data;
|
||||
break;
|
||||
case 0x40:
|
||||
state->m_voodoo_pci_regs[0].init_enable = data;
|
||||
voodoo_set_init_enable(state->m_voodoo[0], data);
|
||||
break;
|
||||
|
||||
default:
|
||||
mame_printf_debug("Voodoo [%x]: %x\n", reg, data);
|
||||
}
|
||||
}
|
||||
|
||||
#if defined(USE_TWO_3DFX)
|
||||
static UINT32 voodoo_1_pci_r(device_t *busdevice, device_t *device, int function, int reg, UINT32 mem_mask)
|
||||
{
|
||||
magictg_state* state = space->machine().driver_data<magictg_state>();
|
||||
UINT32 val = 0;
|
||||
|
||||
switch (reg)
|
||||
{
|
||||
case 0:
|
||||
val = 0x0001121a;
|
||||
break;
|
||||
case 0x10:
|
||||
val = state->m_voodoo_pci_regs[1].base_addr;
|
||||
break;
|
||||
case 0x40:
|
||||
val = state->m_voodoo_pci_regs[1].init_enable;
|
||||
break;
|
||||
default:
|
||||
mame_printf_debug("Voodoo[1] PCI R: %x\n", reg);
|
||||
}
|
||||
return val;
|
||||
}
|
||||
|
||||
static void voodoo_1_pci_w(device_t *busdevice, device_t *device, int function, int reg, UINT32 data, UINT32 mem_mask)
|
||||
{
|
||||
magictg_state* state = space->machine().driver_data<magictg_state>();
|
||||
|
||||
switch (reg)
|
||||
{
|
||||
case 0x04:
|
||||
voodoo_pci_regs[1].command = data & 0x3;
|
||||
break;
|
||||
case 0x10:
|
||||
if (data == 0xffffffff)
|
||||
state->m_voodoo_pci_regs[1].base_addr = 0xff000000;
|
||||
else
|
||||
state->m_voodoo_pci_regs[1].base_addr = data;
|
||||
break;
|
||||
case 0x40:
|
||||
state->m_voodoo_pci_regs[1].init_enable = data;
|
||||
voodoo_set_init_enable(state->m_voodoo[1], data);
|
||||
break;
|
||||
|
||||
default:
|
||||
mame_printf_debug("Voodoo [%x]: %x\n", reg, data);
|
||||
}
|
||||
}
|
||||
#endif
|
||||
|
||||
|
||||
/*************************************
|
||||
*
|
||||
* PinkEye (JPEG decoder)
|
||||
*
|
||||
*************************************/
|
||||
|
||||
void magictg_state::zr36120_reset()
|
||||
{
|
||||
/* Reset PCI registers */
|
||||
m_zr36120.base_addr = 0;
|
||||
|
||||
/* Reset application-specific registers */
|
||||
m_zr36120.as_regs[0x00/4] = (1 << 10) | 0x3ff;
|
||||
m_zr36120.as_regs[0x04/4] = (1 << 10) | 0x3ff;
|
||||
m_zr36120.as_regs[0x08/4] = (1 << 25) | (2 << 3) | 1;
|
||||
m_zr36120.as_regs[0x0c/4] = 0xfffffffc;
|
||||
m_zr36120.as_regs[0x10/4] = 0xfffffffc;
|
||||
m_zr36120.as_regs[0x14/4] = 0x00000000;
|
||||
m_zr36120.as_regs[0x18/4] = (7 << 25) | (0xf0 << 12) | 0x3ff;
|
||||
m_zr36120.as_regs[0x1c/4] = 0xfffffffc;
|
||||
m_zr36120.as_regs[0x20/4] = 0xfffffffc;
|
||||
m_zr36120.as_regs[0x24/4] = 0x000000ff;
|
||||
m_zr36120.as_regs[0x28/4] = 0x000000ff;
|
||||
m_zr36120.as_regs[0x2c/4] = 0xf0000000;
|
||||
m_zr36120.as_regs[0x30/4] = 0xfffffffc;
|
||||
m_zr36120.as_regs[0x34/4] = (1 << 29) | (1 << 28) | (3 << 12) | (1 << 8) | (6 << 1);
|
||||
m_zr36120.as_regs[0x38/4] = 0x00000000;
|
||||
m_zr36120.as_regs[0x3c/4] = 0x00000000;
|
||||
m_zr36120.as_regs[0x40/4] = 0x00000000;
|
||||
m_zr36120.as_regs[0x44/4] = 0x00000003;
|
||||
m_zr36120.as_regs[0x48/4] = 1 << 23;
|
||||
}
|
||||
|
||||
static UINT32 zr36120_pci_r(device_t* busdevice, device_t* device, int function, int reg, UINT32 mem_mask)
|
||||
{
|
||||
magictg_state* state = busdevice->machine().driver_data<magictg_state>();
|
||||
UINT32 val = 0;
|
||||
|
||||
switch (reg)
|
||||
{
|
||||
case 0x00:
|
||||
val = 0x612011de;
|
||||
break;
|
||||
case 0x04:
|
||||
val = state->m_zr36120.command;
|
||||
break;
|
||||
case 0x08:
|
||||
val = 0x04000002;
|
||||
break;
|
||||
case 0x10:
|
||||
val = state->m_zr36120.base_addr;
|
||||
break;
|
||||
default:
|
||||
mame_printf_debug("ZR36120 R[%x]\n", reg);
|
||||
}
|
||||
return val;
|
||||
}
|
||||
|
||||
static void zr36120_pci_w(device_t* busdevice, device_t* device, int function, int reg, UINT32 data, UINT32 mem_mask)
|
||||
{
|
||||
magictg_state* state = busdevice->machine().driver_data<magictg_state>();
|
||||
|
||||
switch (reg)
|
||||
{
|
||||
case 0x04:
|
||||
state->m_zr36120.command = data & 0x6;
|
||||
break;
|
||||
case 0x10:
|
||||
state->m_zr36120.base_addr = data & 0xfffff000;
|
||||
break;
|
||||
default:
|
||||
mame_printf_debug("ZR36120 [%x]: %x\n", reg, data);
|
||||
}
|
||||
}
|
||||
|
||||
READ32_MEMBER( magictg_state::zr36120_r )
|
||||
{
|
||||
UINT32 res = 0;
|
||||
|
||||
offset <<= 2;
|
||||
|
||||
if (offset < 0x200)
|
||||
{
|
||||
switch (offset)
|
||||
{
|
||||
default:
|
||||
res = m_zr36120.as_regs[offset];
|
||||
}
|
||||
}
|
||||
else
|
||||
{
|
||||
/* Post office */
|
||||
res = 0;//mame_rand(space->machine);//m_zr36120.as_regs[0x48/4];
|
||||
}
|
||||
mame_printf_debug("PINKEYE_R[%x]\n", offset);
|
||||
return res;
|
||||
}
|
||||
|
||||
WRITE32_MEMBER( magictg_state::zr36120_w )
|
||||
{
|
||||
offset <<= 2;
|
||||
|
||||
if (offset < 0x200)
|
||||
{
|
||||
mame_printf_debug("PINKEYE_W[%x] %x\n", offset, data);
|
||||
switch (offset)
|
||||
{
|
||||
case 0x00/4:
|
||||
m_zr36120.as_regs[0] = data & 0x400fffff;
|
||||
break;
|
||||
case 0x04/4:
|
||||
m_zr36120.as_regs[1] = data & 0x400003ff;
|
||||
break;
|
||||
default:
|
||||
m_zr36120.as_regs[offset] = data;
|
||||
}
|
||||
}
|
||||
else
|
||||
{
|
||||
UINT32 guest = (data >> 20) & 3;
|
||||
UINT32 g_data = data & 0xff;
|
||||
UINT32 g_reg = (data >> 16) & 7;
|
||||
|
||||
/* Direction - 0 for read, 1 for write */
|
||||
// zr36120_guest_write(guest, g_data, g_reg);
|
||||
// 2 - ZR36050 JPEG decoder
|
||||
// 3 - ZR36016 color-space converter
|
||||
mame_printf_debug("GUEST (%.8x): %d REG: %d DATA: %x\n", data, guest, g_reg, g_data);
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/*************************************
|
||||
*
|
||||
* System stuff
|
||||
*
|
||||
*************************************/
|
||||
|
||||
READ32_MEMBER( magictg_state::unk_r )
|
||||
{
|
||||
/* Will not boot otherwise */
|
||||
return 0x6000;
|
||||
}
|
||||
|
||||
READ32_MEMBER( magictg_state::rand_r )
|
||||
{
|
||||
return 0xffffffff;
|
||||
}
|
||||
|
||||
WRITE32_MEMBER( magictg_state::serial_w )
|
||||
{
|
||||
if (offset == 0)
|
||||
{
|
||||
if (mem_mask == 0xff000000)
|
||||
printf("%c", data >> 24);
|
||||
}
|
||||
}
|
||||
|
||||
WRITE32_MEMBER( magictg_state::f0_w )
|
||||
{
|
||||
int ch;
|
||||
|
||||
offset *= 4;
|
||||
|
||||
data = FLIPENDIAN_INT32(data);
|
||||
mem_mask = FLIPENDIAN_INT32(mem_mask);
|
||||
|
||||
ch = ((offset >> 2) & 3) - 1;
|
||||
assert(dma_ch != 0);
|
||||
|
||||
switch (offset)
|
||||
{
|
||||
case 0x804:
|
||||
case 0x808:
|
||||
case 0x80c:
|
||||
m_dma_ch[ch].count = data;
|
||||
// mame_printf_debug("DMA%d COUNT: %.8x\n", ch, data);
|
||||
break;
|
||||
|
||||
case 0x814:
|
||||
case 0x818:
|
||||
case 0x81c:
|
||||
m_dma_ch[ch].src_addr = data;
|
||||
// mame_printf_debug("DMA%d SRC: %.8x\n", ch, data);
|
||||
break;
|
||||
|
||||
case 0x824:
|
||||
case 0x828:
|
||||
case 0x82c:
|
||||
m_dma_ch[ch].dst_addr = data;
|
||||
// mame_printf_debug("DMA%d DST: %.8x\n", ch, data);
|
||||
break;
|
||||
|
||||
case 0x844:
|
||||
case 0x848:
|
||||
case 0x84c:
|
||||
{
|
||||
m_dma_ch[ch].ctrl = data;
|
||||
// mame_printf_debug("DMA%d CTRL: %.8x\n", ch, data);
|
||||
|
||||
if (data & 0x1000)
|
||||
{
|
||||
UINT32 src_addr = m_dma_ch[ch].src_addr;
|
||||
UINT32 dst_addr = m_dma_ch[ch].dst_addr;
|
||||
//device_t *voodoo = dst_addr > 0xa000000 voodoo0 : voodoo1;
|
||||
|
||||
assert((src_addr & 3) == 0);
|
||||
assert((dst_addr & 3) == 0);
|
||||
|
||||
while (m_dma_ch[ch].count > 3)
|
||||
{
|
||||
UINT32 src_dword = FLIPENDIAN_INT32(space.read_dword(src_addr));
|
||||
space.write_dword(dst_addr, src_dword);
|
||||
src_addr += 4;
|
||||
dst_addr += 4;
|
||||
m_dma_ch[ch].count -=4;
|
||||
}
|
||||
|
||||
// FIXME!
|
||||
if (m_dma_ch[ch].count & 3)
|
||||
{
|
||||
UINT32 src_dword = FLIPENDIAN_INT32(space.read_dword(src_addr));
|
||||
UINT32 dst_dword = space.read_dword(dst_addr);
|
||||
UINT32 mask = 0xffffffff >> ((m_dma_ch[ch].count & 3) << 3);
|
||||
|
||||
dst_dword = (dst_dword & ~mask) | (src_dword & mask);
|
||||
space.write_dword(dst_addr, dst_dword);
|
||||
m_dma_ch[ch].count = 0;
|
||||
}
|
||||
}
|
||||
|
||||
break;
|
||||
}
|
||||
case 0xcf8:
|
||||
{
|
||||
pci_32le_w(m_pci, 0, data, mem_mask);
|
||||
break;
|
||||
}
|
||||
case 0xcfc:
|
||||
{
|
||||
pci_32le_w(m_pci, 1, data, mem_mask);
|
||||
break;
|
||||
}
|
||||
// default:
|
||||
// mame_printf_debug("W: %.8x: %.8x\n", 0x0f000000 + offset, data);
|
||||
}
|
||||
}
|
||||
|
||||
READ32_MEMBER( magictg_state::f0_r )
|
||||
{
|
||||
int ch;
|
||||
UINT32 val = 0;
|
||||
offset *= 4;
|
||||
|
||||
ch = ((offset >> 2) & 3) - 1;
|
||||
assert(dma_ch != 0);
|
||||
|
||||
switch (offset)
|
||||
{
|
||||
case 0x804:
|
||||
case 0x808:
|
||||
case 0x80c:
|
||||
val = m_dma_ch[ch].count;
|
||||
break;
|
||||
|
||||
case 0x844:
|
||||
case 0x848:
|
||||
case 0x84c:
|
||||
val = 0x00000040; // Status of some sort
|
||||
break;
|
||||
|
||||
case 0xcf8:
|
||||
{
|
||||
val = pci_32le_r(m_pci, 0, FLIPENDIAN_INT32(mem_mask));
|
||||
break;
|
||||
}
|
||||
case 0xcfc:
|
||||
{
|
||||
val = pci_32le_r(m_pci, 1, FLIPENDIAN_INT32(mem_mask));
|
||||
break;
|
||||
}
|
||||
// default:
|
||||
// mame_printf_debug("R: %.8x\n", 0x0f000000 + offset);
|
||||
}
|
||||
|
||||
return FLIPENDIAN_INT32(val);
|
||||
}
|
||||
|
||||
|
||||
/*************************************
|
||||
*
|
||||
* ADSP-2181 internals
|
||||
*
|
||||
*************************************/
|
||||
|
||||
WRITE32_MEMBER( magictg_state::adsp_idma_data_w )
|
||||
{
|
||||
if (ACCESSING_BITS_16_31)
|
||||
m_adsp->idma_addr_w(data >> 16);
|
||||
else
|
||||
m_adsp->idma_addr_w(data & 0xffff);
|
||||
}
|
||||
|
||||
READ32_MEMBER( magictg_state::adsp_idma_data_r )
|
||||
{
|
||||
// TODO: Set /IACK appropriately
|
||||
if (ACCESSING_BITS_0_15)
|
||||
{
|
||||
//mame_printf_debug("RD %.8x %.8x\n", offset, mem_mask);
|
||||
return m_adsp->idma_addr_r();
|
||||
}
|
||||
else
|
||||
{
|
||||
fatalerror("????");
|
||||
return 0;
|
||||
}
|
||||
}
|
||||
|
||||
WRITE32_MEMBER( magictg_state::adsp_idma_addr_w )
|
||||
{
|
||||
// TODO: Set /IACK appropriately
|
||||
if (ACCESSING_BITS_16_31)
|
||||
{
|
||||
m_adsp->idma_addr_w(data >> 16);
|
||||
//mame_printf_debug("WR %.8x %.8x %.8x\n", offset, mem_mask, data >> 16);
|
||||
}
|
||||
else
|
||||
fatalerror("????");
|
||||
}
|
||||
|
||||
READ32_MEMBER( magictg_state::adsp_status_r )
|
||||
{
|
||||
// ADSP_IACK = Bit 2
|
||||
return (0 << 2) | (space.machine().rand() & 1);
|
||||
}
|
||||
|
||||
READ16_MEMBER( magictg_state::adsp_control_r )
|
||||
{
|
||||
UINT16 res = 0;
|
||||
|
||||
switch (offset)
|
||||
{
|
||||
case 0x4:
|
||||
res = m_adsp_regs.bdma_word_count;
|
||||
break;
|
||||
case 0x5:
|
||||
res = space.machine().rand() & 0xff;
|
||||
break;
|
||||
default:
|
||||
mame_printf_debug("Unhandled register: %x\n", 0x3fe0 + offset);
|
||||
}
|
||||
return res;
|
||||
}
|
||||
|
||||
WRITE16_MEMBER( magictg_state::adsp_control_w )
|
||||
{
|
||||
switch (offset)
|
||||
{
|
||||
case 0x1:
|
||||
m_adsp_regs.bdma_internal_addr = data & 0x3fff;
|
||||
break;
|
||||
case 0x2:
|
||||
m_adsp_regs.bdma_external_addr = data & 0x3fff;
|
||||
break;
|
||||
case 0x3:
|
||||
m_adsp_regs.bdma_control = data & 0xff0f;
|
||||
break;
|
||||
case 0x4:
|
||||
{
|
||||
m_adsp_regs.bdma_word_count = data & 0x3fff;
|
||||
|
||||
if (data > 0)
|
||||
{
|
||||
address_space* addr_space;
|
||||
UINT8* adsp_rom = (UINT8*)space.machine().region("adsp")->base();
|
||||
|
||||
UINT32 page = (m_adsp_regs.bdma_control >> 8) & 0xff;
|
||||
UINT32 dir = (m_adsp_regs.bdma_control >> 2) & 1;
|
||||
UINT32 type = m_adsp_regs.bdma_control & 3;
|
||||
|
||||
UINT32 src_addr = (page << 14) | m_adsp_regs.bdma_external_addr;
|
||||
|
||||
if (type == 0)
|
||||
addr_space = m_adsp->memory().space(AS_PROGRAM);
|
||||
else
|
||||
addr_space = m_adsp->memory().space(AS_DATA);
|
||||
|
||||
if (dir == 0)
|
||||
{
|
||||
while (m_adsp_regs.bdma_word_count)
|
||||
{
|
||||
if (type == 0)
|
||||
{
|
||||
UINT32 src_word =(adsp_rom[src_addr + 0] << 16) |
|
||||
(adsp_rom[src_addr + 1] << 8) |
|
||||
(adsp_rom[src_addr + 2]);
|
||||
|
||||
addr_space->write_dword(m_adsp_regs.bdma_internal_addr * 4, src_word);
|
||||
|
||||
src_addr += 3;
|
||||
m_adsp_regs.bdma_internal_addr ++;
|
||||
}
|
||||
else if (type == 1)
|
||||
{
|
||||
UINT32 src_word =(adsp_rom[src_addr + 0] << 8) | adsp_rom[src_addr + 1];
|
||||
|
||||
addr_space->write_dword(m_adsp_regs.bdma_internal_addr * 2, src_word);
|
||||
|
||||
src_addr += 2;
|
||||
m_adsp_regs.bdma_internal_addr ++;
|
||||
}
|
||||
else
|
||||
{
|
||||
fatalerror("Unsupported BDMA width");
|
||||
}
|
||||
|
||||
--m_adsp_regs.bdma_word_count;
|
||||
}
|
||||
}
|
||||
|
||||
/* Update external address count and page */
|
||||
m_adsp_regs.bdma_external_addr = src_addr & 0x3fff;
|
||||
m_adsp_regs.bdma_control &= ~0xff00;
|
||||
m_adsp_regs.bdma_control |= ((src_addr >> 14) & 0xff) << 8;
|
||||
|
||||
if (m_adsp_regs.bdma_control & 8)
|
||||
device_set_input_line(m_adsp, INPUT_LINE_RESET, PULSE_LINE);
|
||||
}
|
||||
break;
|
||||
}
|
||||
case 5:
|
||||
mame_printf_debug("PFLAGS: %x\n", data);
|
||||
break;
|
||||
default:
|
||||
mame_printf_debug("Unhandled register: %x %x\n", 0x3fe0 + offset, data);
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/*************************************
|
||||
*
|
||||
* Main CPU
|
||||
*
|
||||
*************************************/
|
||||
|
||||
static ADDRESS_MAP_START( magictg_map, AS_PROGRAM, 32, magictg_state )
|
||||
AM_RANGE(0x00000000, 0x007fffff) AM_RAM // 8MB RAM
|
||||
AM_RANGE(0x00800000, 0x0081003f) AM_RAM // ?
|
||||
AM_RANGE(0x0a000000, 0x0affffff) AM_DEVREADWRITE_LEGACY("voodoo_0", voodoo_r, voodoo_w)
|
||||
#if defined(USE_TWO_3DFX)
|
||||
AM_RANGE(0x0b000000, 0x0bffffff) AM_DEVREADWRITE_LEGACY("voodoo_1", voodoo_r, voodoo_w)
|
||||
AM_RANGE(0x0c000000, 0x0c000fff) AM_READWRITE(zr36120_r, zr36120_w)
|
||||
#else
|
||||
AM_RANGE(0x0b000000, 0x0b000fff) AM_READWRITE(zr36120_r, zr36120_w)
|
||||
#endif
|
||||
AM_RANGE(0x0f000000, 0x0f000fff) AM_READWRITE(f0_r, f0_w) // Split this up?
|
||||
AM_RANGE(0x14000100, 0x14000103) AM_READWRITE(adsp_idma_data_r, adsp_idma_data_w)
|
||||
AM_RANGE(0x14000104, 0x14000107) AM_WRITE(adsp_idma_addr_w)
|
||||
AM_RANGE(0x1b001024, 0x1b001027) AM_READ(adsp_status_r)
|
||||
AM_RANGE(0x1b001108, 0x1b00110b) AM_READ(unk_r)
|
||||
AM_RANGE(0x1e000000, 0x1e002fff) AM_RAM // NVRAM?
|
||||
AM_RANGE(0x1e800000, 0x1e800007) AM_READWRITE(rand_r, serial_w)
|
||||
AM_RANGE(0x1fc00000, 0x1fffffff) AM_ROM AM_REGION("mips", 0)
|
||||
ADDRESS_MAP_END
|
||||
|
||||
|
||||
/*************************************
|
||||
*
|
||||
* Mad Cow (IO/sound)
|
||||
*
|
||||
*************************************/
|
||||
|
||||
static ADDRESS_MAP_START( adsp_program_map, AS_PROGRAM, 32, magictg_state )
|
||||
ADDRESS_MAP_UNMAP_HIGH
|
||||
AM_RANGE(0x0000, 0x3fff) AM_RAM AM_BASE(m_adsp_pram)
|
||||
ADDRESS_MAP_END
|
||||
|
||||
static ADDRESS_MAP_START( adsp_data_map, AS_DATA, 16, magictg_state )
|
||||
ADDRESS_MAP_UNMAP_HIGH
|
||||
// AM_RANGE(0x0000, 0x03ff) AM_RAMBANK("databank")
|
||||
AM_RANGE(0x0400, 0x3fdf) AM_RAM
|
||||
AM_RANGE(0x3fe0, 0x3fff) AM_READWRITE(adsp_control_r, adsp_control_w)
|
||||
ADDRESS_MAP_END
|
||||
|
||||
static ADDRESS_MAP_START( adsp_io_map, AS_IO, 16, magictg_state )
|
||||
ADDRESS_MAP_UNMAP_HIGH
|
||||
ADDRESS_MAP_END
|
||||
|
||||
|
||||
/*************************************
|
||||
*
|
||||
* Input ports
|
||||
*
|
||||
*************************************/
|
||||
|
||||
static INPUT_PORTS_START( magictg )
|
||||
PORT_START("IPT_TEST")
|
||||
INPUT_PORTS_END
|
||||
|
||||
|
||||
/*************************************
|
||||
*
|
||||
* CPU configuration
|
||||
*
|
||||
*************************************/
|
||||
|
||||
/* TODO: Unknown */
|
||||
static const mips3_config config =
|
||||
{
|
||||
16384, /* code cache size */
|
||||
16384 /* data cache size */
|
||||
};
|
||||
|
||||
|
||||
static ADDRESS_MAP_START( magictg_map, AS_PROGRAM, 32 )
|
||||
AM_RANGE(0x00000000, 0x00ffffff) AM_RAM
|
||||
AM_RANGE(0x1fc00000, 0x1fc7ffff) AM_WRITENOP AM_ROM AM_REGION("user1", 0)
|
||||
ADDRESS_MAP_END
|
||||
static const adsp21xx_config adsp_config =
|
||||
{
|
||||
NULL, /* callback for serial receive */
|
||||
0,//sound_tx_callback, /* callback for serial transmit */
|
||||
0,//timer_enable_callback /* callback for timer fired */
|
||||
};
|
||||
|
||||
|
||||
/*************************************
|
||||
*
|
||||
* Machine driver
|
||||
*
|
||||
*************************************/
|
||||
|
||||
static MACHINE_CONFIG_START( magictg, magictg_state )
|
||||
/* basic machine hardware */
|
||||
MCFG_CPU_ADD("maincpu", R4600BE, 10000000) // ?? what cpu?
|
||||
MCFG_CPU_CONFIG(r4600_config)
|
||||
MCFG_CPU_ADD("mips", R5000BE, 150000000) /* TODO: CPU type and clock are unknown */
|
||||
MCFG_CPU_CONFIG(config)
|
||||
MCFG_CPU_PROGRAM_MAP(magictg_map)
|
||||
|
||||
MCFG_CPU_ADD("adsp", ADSP2181, 16000000)
|
||||
MCFG_ADSP21XX_CONFIG(adsp_config)
|
||||
MCFG_CPU_PROGRAM_MAP(adsp_program_map)
|
||||
MCFG_CPU_DATA_MAP(adsp_data_map)
|
||||
MCFG_CPU_IO_MAP(adsp_io_map)
|
||||
|
||||
MCFG_SPEAKER_STANDARD_STEREO("lspeaker", "rspeaker")
|
||||
|
||||
MCFG_SOUND_ADD("dac1", DMADAC, 0)
|
||||
MCFG_SOUND_ROUTE(ALL_OUTPUTS, "rspeaker", 1.0)
|
||||
|
||||
MCFG_SOUND_ADD("dac2", DMADAC, 0)
|
||||
MCFG_SOUND_ROUTE(ALL_OUTPUTS, "lspeaker", 1.0)
|
||||
|
||||
MCFG_PCI_BUS_ADD("pcibus", 0)
|
||||
MCFG_PCI_BUS_DEVICE(0, NULL, pci_dev0_r, pci_dev0_w)
|
||||
MCFG_PCI_BUS_DEVICE(7, "voodoo_0", voodoo_0_pci_r, voodoo_0_pci_w)
|
||||
|
||||
#if defined(USE_TWO_3DFX)
|
||||
MCFG_PCI_BUS_DEVICE(8, "voodoo_1", voodoo_1_pci_r, voodoo_1_pci_w)
|
||||
#endif
|
||||
MCFG_PCI_BUS_DEVICE(9, "zr36120", zr36120_pci_r, zr36120_pci_w)
|
||||
|
||||
MCFG_3DFX_VOODOO_1_ADD("voodoo_0", STD_VOODOO_1_CLOCK, 2, "screen")
|
||||
MCFG_3DFX_VOODOO_CPU("mips")
|
||||
MCFG_3DFX_VOODOO_TMU_MEMORY(0, 4)
|
||||
|
||||
MCFG_3DFX_VOODOO_1_ADD("voodoo_1", STD_VOODOO_1_CLOCK, 2, "screen")
|
||||
MCFG_3DFX_VOODOO_CPU("mips")
|
||||
MCFG_3DFX_VOODOO_TMU_MEMORY(0, 4)
|
||||
// MCFG_3DFX_VOODOO_VBLANK(vblank_assert)
|
||||
// MCFG_3DFX_VOODOO_STALL(voodoo_stall)
|
||||
|
||||
MCFG_SCREEN_ADD("screen", RASTER)
|
||||
MCFG_SCREEN_REFRESH_RATE(60)
|
||||
MCFG_SCREEN_VBLANK_TIME(ATTOSECONDS_IN_USEC(0))
|
||||
MCFG_SCREEN_FORMAT(BITMAP_FORMAT_RGB32)
|
||||
MCFG_SCREEN_SIZE(1024, 1024)
|
||||
MCFG_SCREEN_VISIBLE_AREA(0, 511, 16, 447)
|
||||
MCFG_SCREEN_UPDATE(magictg)
|
||||
|
||||
MCFG_PALETTE_LENGTH(0x1000)
|
||||
|
||||
MCFG_VIDEO_START(magictg)
|
||||
MCFG_SCREEN_UPDATE(magictg)
|
||||
MACHINE_CONFIG_END
|
||||
|
||||
static INPUT_PORTS_START( magictg )
|
||||
PORT_START("IPT_TEST")
|
||||
INPUT_PORTS_END
|
||||
|
||||
|
||||
/*************************************
|
||||
*
|
||||
* ROM definitions
|
||||
*
|
||||
*************************************/
|
||||
|
||||
ROM_START( magictg )
|
||||
ROM_REGION32_BE( 0x400000, "user1", 0 ) /* MIPs code? */
|
||||
ROM_REGION32_BE( 0x400000, "mips", 0 )
|
||||
ROM_LOAD16_BYTE( "magic.u34", 0x000000, 0x100000, CRC(2e8971e2) SHA1(9bdf433a7c7257389ebdf131317ef26a7d4e1ba2) )
|
||||
ROM_LOAD16_BYTE( "magic.u35", 0x000001, 0x100000, CRC(e2202143) SHA1(f07b7da81508cd4594f66e34dabd904a21eb03f0) )
|
||||
ROM_LOAD16_BYTE( "magic.u32", 0x200000, 0x100000, CRC(f1d530e3) SHA1(fcc392804cd6b98917a869cc5d3826278b7ba90b) )
|
||||
ROM_LOAD16_BYTE( "magic.u33", 0x200001, 0x100000, CRC(b2330cfc) SHA1(559c35426588b349ef31bf8b296b950912f6fcc7) )
|
||||
|
||||
ROM_REGION32_BE( 0x80000, "user2", 0 ) /* ADSP 2181 code? */
|
||||
ROM_REGION16_LE( 0x80000, "adsp", 0 )
|
||||
ROM_LOAD( "magic.20u", 0x00000, 0x80000, CRC(50968301) SHA1(e9bdd0c942f0c66e18aa8de5a04edb51cdf1fee8) )
|
||||
|
||||
ROM_REGION32_BE( 0x1000000, "user3", 0 ) /* ADSP samples */
|
||||
ROM_REGION32_BE( 0x1000000, "adsp_data", 0 )
|
||||
ROM_LOAD( "magic.snd0.u8", 0x000000, 0x400000, CRC(3cb81717) SHA1(9d35796381ca57e9782e0338c456e63c31d11266) )
|
||||
ROM_LOAD( "magic.snd1.u14",0x400000, 0x400000, CRC(b4ef9977) SHA1(dedc79e5d506bb0d1649a41b9912dcc999e1da72) )
|
||||
ROM_LOAD( "magic.snd2.u13",0x800000, 0x400000, CRC(3728f16e) SHA1(6b7da30b100d053e95aa96edf74a0474f1493dfb) )
|
||||
ROM_LOAD( "magic.snd3.u7", 0xc00000, 0x400000, CRC(11a1cb63) SHA1(a1048d3cd580747c20eb0b4e816e7e4e0f5c8c2b) )
|
||||
|
||||
ROM_REGION( 0x2000000, "user4", 0 ) /* Jpeg GFX data */
|
||||
/* each of these contains 2x 0x400000 blocks */
|
||||
ROM_REGION( 0x2000000, "jpeg", 0 )
|
||||
ROM_LOAD( "magic_s0.u9", 0x0000000, 0x800000, CRC(a01b5b99) SHA1(e77f2e9b08a97d6118e1e307b38ea79d0177e9b8) )
|
||||
ROM_LOAD( "magic_s1.u10", 0x0800000, 0x800000, CRC(d5a1a557) SHA1(2511ee8d08da765a2fa2d42fb504793f9e8b615c) )
|
||||
ROM_LOAD( "magic_s2.u12", 0x1000000, 0x800000, CRC(06ed6770) SHA1(884a3e4c97a50fa926546eb6def2c11c5732ba88) )
|
||||
ROM_LOAD( "magic_s3.u11", 0x1800000, 0x800000, CRC(71d4c252) SHA1(aeab2542b9d5fb63f4d60b808010a657a895c1d7) )
|
||||
|
||||
ROM_REGION( 0x400000, "user5", 0 ) /* 'key' data */
|
||||
ROM_REGION( 0x400000, "key", 0 )
|
||||
ROM_LOAD( "magic.k0.u20", 0x000000, 0x400000, CRC(63ab0e9e) SHA1(c4f0b009860ee499496ed7fc1f14ef1e221c1085) )
|
||||
ROM_END
|
||||
|
||||
ROM_START( magictga )
|
||||
ROM_REGION32_BE( 0x400000, "user1", 0 ) /* MIPs code? */
|
||||
ROM_REGION32_BE( 0x400000, "mips", 0 )
|
||||
ROM_LOAD16_BYTE( "magic.u63", 0x000000, 0x100000, CRC(a10d45f1) SHA1(0ede10f19cf70baf7b43e3f672532b4be1a179f8) )
|
||||
ROM_LOAD16_BYTE( "magic.u64", 0x000001, 0x100000, CRC(8fdb6060) SHA1(b638244cad86dc60435a4a9150a5b639f5d61a3f) )
|
||||
ROM_LOAD16_BYTE( "magic.u61", 0x200000, 0x100000, CRC(968891d6) SHA1(67ab87039864bb148d20795333ffa7a23e3b84f2) )
|
||||
@ -209,27 +998,33 @@ ROM_START( magictga )
|
||||
|
||||
// this set was incomplete, none of these roms were dumped for it, are they the same?
|
||||
#if 0
|
||||
ROM_REGION32_BE( 0x80000, "user2", 0 ) /* ADSP 2181 code? */
|
||||
ROM_REGION32_BE( 0x80000, "adsp", 0 )
|
||||
ROM_LOAD( "magic.20u", 0x00000, 0x80000, CRC(50968301) SHA1(e9bdd0c942f0c66e18aa8de5a04edb51cdf1fee8) )
|
||||
|
||||
ROM_REGION32_BE( 0x1000000, "user3", 0 ) /* ADSP samples */
|
||||
ROM_REGION32_BE( 0x1000000, "adsp_data", 0 )
|
||||
ROM_LOAD( "magic.snd0.u8", 0x000000, 0x400000, CRC(3cb81717) SHA1(9d35796381ca57e9782e0338c456e63c31d11266) )
|
||||
ROM_LOAD( "magic.snd1.u14",0x400000, 0x400000, CRC(b4ef9977) SHA1(dedc79e5d506bb0d1649a41b9912dcc999e1da72) )
|
||||
ROM_LOAD( "magic.snd2.u13",0x800000, 0x400000, CRC(3728f16e) SHA1(6b7da30b100d053e95aa96edf74a0474f1493dfb) )
|
||||
ROM_LOAD( "magic.snd3.u7", 0xc00000, 0x400000, CRC(11a1cb63) SHA1(a1048d3cd580747c20eb0b4e816e7e4e0f5c8c2b) )
|
||||
|
||||
ROM_REGION( 0x2000000, "user4", 0 ) /* Jpeg GFX data */
|
||||
/* each of these contains 2x 0x400000 blocks */
|
||||
ROM_REGION( 0x2000000, "jpeg", 0 )
|
||||
ROM_LOAD( "magic_s0.u9", 0x0000000, 0x800000, CRC(a01b5b99) SHA1(e77f2e9b08a97d6118e1e307b38ea79d0177e9b8) )
|
||||
ROM_LOAD( "magic_s1.u10", 0x0800000, 0x800000, CRC(d5a1a557) SHA1(2511ee8d08da765a2fa2d42fb504793f9e8b615c) )
|
||||
ROM_LOAD( "magic_s2.u12", 0x1000000, 0x800000, CRC(06ed6770) SHA1(884a3e4c97a50fa926546eb6def2c11c5732ba88) )
|
||||
ROM_LOAD( "magic_s3.u11", 0x1800000, 0x800000, CRC(71d4c252) SHA1(aeab2542b9d5fb63f4d60b808010a657a895c1d7) )
|
||||
|
||||
ROM_REGION( 0x400000, "user5", 0 ) /* 'key' data */
|
||||
ROM_REGION( 0x400000, "key", 0 )
|
||||
ROM_LOAD( "magic.k0.u20", 0x000000, 0x400000, CRC(63ab0e9e) SHA1(c4f0b009860ee499496ed7fc1f14ef1e221c1085) )
|
||||
#endif
|
||||
ROM_END
|
||||
|
||||
GAME( 1997, magictg, 0, magictg, magictg, 0, ROT0, "Acclaim", "Magic the Gathering: Armageddon (set 1)", GAME_NOT_WORKING|GAME_NO_SOUND )
|
||||
GAME( 1997, magictga, magictg, magictg, magictg, 0, ROT0, "Acclaim", "Magic the Gathering: Armageddon (set 2)", GAME_NOT_WORKING|GAME_NO_SOUND )
|
||||
|
||||
/*************************************
|
||||
*
|
||||
* Game driver(s)
|
||||
*
|
||||
*************************************/
|
||||
|
||||
GAME( 1997, magictg, 0, magictg, magictg, 0, ROT0, "Acclaim", "Magic the Gathering: Armageddon (set 1)", GAME_NOT_WORKING | GAME_NO_SOUND )
|
||||
GAME( 1997, magictga, magictg, magictg, magictg, 0, ROT0, "Acclaim", "Magic the Gathering: Armageddon (set 2)", GAME_NOT_WORKING | GAME_NO_SOUND )
|
||||
|
||||
|
||||
Loading…
Reference in New Issue
Block a user