Cleanups and version bump.

This commit is contained in:
Aaron Giles 2009-10-25 05:34:14 +00:00
parent c57cc3659d
commit eb2ba6cf6c
22 changed files with 199 additions and 199 deletions

2
.gitattributes vendored
View File

@ -128,7 +128,7 @@ src/emu/cpu/hd6309/hd6309.c svneol=native#text/plain
src/emu/cpu/hd6309/hd6309.h svneol=native#text/plain src/emu/cpu/hd6309/hd6309.h svneol=native#text/plain
src/emu/cpu/i386/cycles.h svneol=native#text/plain src/emu/cpu/i386/cycles.h svneol=native#text/plain
src/emu/cpu/i386/i386.c svneol=native#text/plain src/emu/cpu/i386/i386.c svneol=native#text/plain
src/emu/cpu/i386/i386.h svneol=native#text/plain src/emu/cpu/i386/i386.h -text svneol=native#text/plain
src/emu/cpu/i386/i386dasm.c svneol=native#text/plain src/emu/cpu/i386/i386dasm.c svneol=native#text/plain
src/emu/cpu/i386/i386op16.c svneol=native#text/plain src/emu/cpu/i386/i386op16.c svneol=native#text/plain
src/emu/cpu/i386/i386op32.c svneol=native#text/plain src/emu/cpu/i386/i386op32.c svneol=native#text/plain

View File

@ -378,9 +378,9 @@ static DISCRETE_SOUND_START(bzone)
/* FINAL MIX */ /* FINAL MIX */
/************************************************/ /************************************************/
/* We won't bother emulating the final gain of op-amp IC K5, pin 14. /* We won't bother emulating the final gain of op-amp IC K5, pin 14.
* There signal never reaches a value where it clips, so we will * There signal never reaches a value where it clips, so we will
* just output the final 16-bit level. * just output the final 16-bit level.
*/ */
/* not sure about pokey output levels - below is just a estimate to get a 5V signal */ /* not sure about pokey output levels - below is just a estimate to get a 5V signal */
DISCRETE_INPUTX_STREAM(BZ_POKEY_SND, 0, 5.0 / 11000, 0) DISCRETE_INPUTX_STREAM(BZ_POKEY_SND, 0, 5.0 / 11000, 0)

View File

@ -887,8 +887,8 @@ static DISCRETE_SOUND_START(dkongjr)
//DISCRETE_INPUT_DATA(DS_DAC) //DISCRETE_INPUT_DATA(DS_DAC)
/************************************************ /************************************************
* SOUND0 / SOUND7 - * SOUND0 / SOUND7 -
************************************************/ ************************************************/
DISCRETE_TASK_START(1) DISCRETE_TASK_START(1)
DISCRETE_LOGIC_INVERT(DS_SOUND7,DS_SOUND7_INV) DISCRETE_LOGIC_INVERT(DS_SOUND7,DS_SOUND7_INV)
@ -935,11 +935,11 @@ DISCRETE_TASK_START(1)
DISCRETE_74LS624(NODE_118, NODE_117, DK_SUP_V, JR_C19, DISC_LS624_OUT_COUNT_F) DISCRETE_74LS624(NODE_118, NODE_117, DK_SUP_V, JR_C19, DISC_LS624_OUT_COUNT_F)
#endif #endif
//DISCRETE_74LS629(NODE_30, /* IC 5K, pin 7 */ //DISCRETE_74LS629(NODE_30, /* IC 5K, pin 7 */
// 1, /* ENAB */ // 1, /* ENAB */
// NODE_117, DK_SUP_V, /* VMOD, VRNG */ // NODE_117, DK_SUP_V, /* VMOD, VRNG */
// JR_C19, JR_R11, /* C, R_FREQ_IN */ // JR_C19, JR_R11, /* C, R_FREQ_IN */
// DISC_LS624_OUT_COUNT_F) // DISC_LS624_OUT_COUNT_F)
//DISCRETE_74LS624(NODE_31, NODE_117, DK_SUP_V, JR_C19, DISC_LS624_OUT_COUNT_F) //DISCRETE_74LS624(NODE_31, NODE_117, DK_SUP_V, JR_C19, DISC_LS624_OUT_COUNT_F)
//DISCRETE_WAVELOG2(NODE_30, 1000,NODE_31, 1000) //DISCRETE_WAVELOG2(NODE_30, 1000,NODE_31, 1000)
@ -948,8 +948,8 @@ DISCRETE_TASK_START(1)
DISCRETE_TASK_END() DISCRETE_TASK_END()
/************************************************ /************************************************
* SOUND1 - Jump * SOUND1 - Jump
************************************************/ ************************************************/
DISCRETE_TASK_START(2) DISCRETE_TASK_START(2)
/* needs NODE_104 from TASK(1) ready */ /* needs NODE_104 from TASK(1) ready */
@ -982,11 +982,11 @@ DISCRETE_TASK_END()
DISCRETE_TASK_START(1) DISCRETE_TASK_START(1)
/* the noise source clock is a 74LS629 IC 7P, pin 10. /* the noise source clock is a 74LS629 IC 7P, pin 10.
* using JR_C20 as the timing cap, with Freq Control tied to 0V * using JR_C20 as the timing cap, with Freq Control tied to 0V
* and Range tied to 5V. This creates a fixed frequency of 710Hz. * and Range tied to 5V. This creates a fixed frequency of 710Hz.
* So for speed, I breadboarded and measured the frequency. * So for speed, I breadboarded and measured the frequency.
* Oct 2009, D.R. * Oct 2009, D.R.
*/ */
DISCRETE_LFSR_NOISE(NODE_21, 1, 1, 710, 1.0, 0, 0.5, &dkongjr_lfsr) DISCRETE_LFSR_NOISE(NODE_21, 1, 1, 710, 1.0, 0, 0.5, &dkongjr_lfsr)
DISCRETE_LS123_INV(NODE_25, DS_SOUND2_INV, JR_R17, JR_C27) DISCRETE_LS123_INV(NODE_25, DS_SOUND2_INV, JR_R17, JR_C27)
DISCRETE_RCDISC_MODULATED(NODE_26, NODE_25, NODE_21, 120, JR_R24, RES_K(0.001), JR_R18, JR_C29, DK_SUP_V) DISCRETE_RCDISC_MODULATED(NODE_26, NODE_25, NODE_21, 120, JR_R24, RES_K(0.001), JR_R18, JR_C29, DK_SUP_V)
@ -998,8 +998,8 @@ DISCRETE_TASK_START(1)
DISCRETE_TASK_END() DISCRETE_TASK_END()
/************************************************ /************************************************
* SOUND9 - Falling * SOUND9 - Falling
************************************************/ ************************************************/
DISCRETE_TASK_START(1) DISCRETE_TASK_START(1)
#if (USE_LS629) #if (USE_LS629)

View File

@ -124,7 +124,7 @@
| |Datum: 12.02.96 | |__________| | | | | |Datum: 12.02.96 | |__________| | | |
| |_________________________| |_______________| | | |_________________________| |_______________| |
| | | |
| ____ ___________________ __________________ __ | | ? ____ ___________________ __________________ __ |
| / \ |MGI V GER | | | |H | | | / \ |MGI V GER | | | |H | |
| | Batt | |3.9 / I / 8201 | | ALTERA | | | | | | Batt | |3.9 / I / 8201 | | ALTERA | | | |
| | ery | |M27C2001 | | | |__| | | | ery | |M27C2001 | | | |__| |

View File

@ -1557,7 +1557,7 @@ static WRITE8_HANDLER( gekisha_hopper_w )
{ {
static UINT8 val[2]; static UINT8 val[2];
val[offset] = data; val[offset] = data;
// popmessage("%02x %02x",val[0],val[1]); // popmessage("%02x %02x",val[0],val[1]);
} }
@ -1605,7 +1605,7 @@ static WRITE8_HANDLER( gekisha_8000_w )
case 0x8001: dynax_blit_palette01_w(space, offset - 0x01, data); return; case 0x8001: dynax_blit_palette01_w(space, offset - 0x01, data); return;
// case 0x8002: // ? 1 // case 0x8002: // ? 1
case 0x8003: dynax_blit_backpen_w(space, offset - 0x03, data); return; case 0x8003: dynax_blit_backpen_w(space, offset - 0x03, data); return;
@ -1641,9 +1641,9 @@ static WRITE8_HANDLER( gekisha_8000_w )
case 0x8060: keyb = data; return; case 0x8060: keyb = data; return;
// case 0x8080: // ? 0,1,6 (bit 0 = screen disable?) // case 0x8080: // ? 0,1,6 (bit 0 = screen disable?)
// popmessage("80 = %02x", data); // popmessage("80 = %02x", data);
// break; // break;
} }
} }
logerror("%04x: unmapped offset %04X=%02X written with rombank=%02X\n",cpu_get_pc(space->cpu),offset,data,rombank); logerror("%04x: unmapped offset %04X=%02X written with rombank=%02X\n",cpu_get_pc(space->cpu),offset,data,rombank);
@ -2372,8 +2372,8 @@ static INPUT_PORTS_START( hjingi )
PORT_DIPSETTING( 0x04, DEF_STR( Medium ) ) PORT_DIPSETTING( 0x04, DEF_STR( Medium ) )
PORT_DIPSETTING( 0x03, DEF_STR( Low ) ) PORT_DIPSETTING( 0x03, DEF_STR( Low ) )
PORT_DIPSETTING( 0x02, DEF_STR( Very_Low ) ) PORT_DIPSETTING( 0x02, DEF_STR( Very_Low ) )
// PORT_DIPSETTING( 0x01, DEF_STR( ) ) // PORT_DIPSETTING( 0x01, DEF_STR( ) )
// PORT_DIPSETTING( 0x00, DEF_STR( ) ) // PORT_DIPSETTING( 0x00, DEF_STR( ) )
PORT_DIPNAME( 0x08, 0x08, "Payout Rate Change" ) PORT_DIPNAME( 0x08, 0x08, "Payout Rate Change" )
PORT_DIPSETTING( 0x08, "Big" ) PORT_DIPSETTING( 0x08, "Big" )
PORT_DIPSETTING( 0x00, "Small" ) PORT_DIPSETTING( 0x00, "Small" )
@ -2450,12 +2450,12 @@ static INPUT_PORTS_START( hjingi )
PORT_BIT( 0x80, IP_ACTIVE_LOW, IPT_SERVICE1 ) // 18A PORT_BIT( 0x80, IP_ACTIVE_LOW, IPT_SERVICE1 ) // 18A
PORT_INCLUDE( HANAFUDA_KEYS_BET ) PORT_INCLUDE( HANAFUDA_KEYS_BET )
// PORT_INCLUDE( HANAFUDA_KEYS_BET_ALT ) // PORT_INCLUDE( HANAFUDA_KEYS_BET_ALT )
PORT_START("BET") PORT_START("BET")
PORT_CONFNAME( 0x40, 0x40, "Allow Betting" ) PORT_CONFNAME( 0x40, 0x40, "Allow Betting" )
PORT_CONFSETTING( 0x40, DEF_STR( Yes ) ) // 2 keyboards, normal bet layout, hopper not pulsing in key test PORT_CONFSETTING( 0x40, DEF_STR( Yes ) ) // 2 keyboards, normal bet layout, hopper not pulsing in key test
// PORT_CONFSETTING( 0x00, DEF_STR( No ) ) // 1 keyboard, alt bet layout, hopper pulsing in key test // PORT_CONFSETTING( 0x00, DEF_STR( No ) ) // 1 keyboard, alt bet layout, hopper pulsing in key test
INPUT_PORTS_END INPUT_PORTS_END

View File

@ -2581,7 +2581,7 @@ static DRIVER_INIT( moonqsr )
static WRITE8_HANDLER( artic_gfxbank_w ) static WRITE8_HANDLER( artic_gfxbank_w )
{ {
// printf("artic_gfxbank_w %02x\n",data); // printf("artic_gfxbank_w %02x\n",data);
} }
static DRIVER_INIT( pacmanbl ) static DRIVER_INIT( pacmanbl )
@ -2655,7 +2655,7 @@ static DRIVER_INIT( tenspot )
const address_space *space = cputag_get_address_space(machine, "maincpu", ADDRESS_SPACE_PROGRAM); const address_space *space = cputag_get_address_space(machine, "maincpu", ADDRESS_SPACE_PROGRAM);
/* these are needed for batman part 2 to work properly, this banking is probably a property of the artic board, /* these are needed for batman part 2 to work properly, this banking is probably a property of the artic board,
which tenspot appears to have copied */ which tenspot appears to have copied */
/* video extensions */ /* video extensions */
//common_init(machine, galaxian_draw_bullet, galaxian_draw_background, batman2_extend_tile_info, upper_extend_sprite_info); //common_init(machine, galaxian_draw_bullet, galaxian_draw_background, batman2_extend_tile_info, upper_extend_sprite_info);

View File

@ -1,17 +1,17 @@
/**************************************************************************** /****************************************************************************
Go! Go! Connie chan Jaka Jaka Janken Go! Go! Connie chan Jaka Jaka Janken
Driver by Mariusz Wojcieszek Driver by Mariusz Wojcieszek
EC9601 EC9601
Hudson Chip Hudson Chip
CPU :Hu6280 CPU :Hu6280
Video:Hu6202,Hu6260,Hu6270 Video:Hu6202,Hu6260,Hu6270
OSC :21.47727MHz OSC :21.47727MHz
Other:XILINX XC7336-15,OKI M6295 Other:XILINX XC7336-15,OKI M6295
****************************************************************************/ ****************************************************************************/

View File

@ -479,7 +479,7 @@ static ADDRESS_MAP_START( wcat3_map, ADDRESS_SPACE_PROGRAM, 8 )
AM_RANGE(0xb840, 0xb840) AM_DEVWRITE("ay", ay8910_address_w) /* no sound... only use both ports for DSWs */ AM_RANGE(0xb840, 0xb840) AM_DEVWRITE("ay", ay8910_address_w) /* no sound... only use both ports for DSWs */
AM_RANGE(0xb850, 0xb850) AM_WRITE(lucky8_outport_w) AM_RANGE(0xb850, 0xb850) AM_WRITE(lucky8_outport_w)
AM_RANGE(0xb870, 0xb870) AM_DEVWRITE("sn", sn76496_w) /* sound */ AM_RANGE(0xb870, 0xb870) AM_DEVWRITE("sn", sn76496_w) /* sound */
// AM_RANGE(0xc000, 0xc003) AM_DEVREADWRITE("ppi8255_3", ppi8255_r, ppi8255_w) /* Other PPI initialized? */ // AM_RANGE(0xc000, 0xc003) AM_DEVREADWRITE("ppi8255_3", ppi8255_r, ppi8255_w) /* Other PPI initialized? */
AM_RANGE(0xd000, 0xefff) AM_ROM AM_RANGE(0xd000, 0xefff) AM_ROM
AM_RANGE(0xf000, 0xffff) AM_RAM AM_RANGE(0xf000, 0xffff) AM_RAM
ADDRESS_MAP_END ADDRESS_MAP_END
@ -2633,7 +2633,7 @@ INPUT_PORTS_END
static INPUT_PORTS_START( ns8lines ) static INPUT_PORTS_START( ns8lines )
PORT_START("IN0") /* d800 */ PORT_START("IN0") /* d800 */
// PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_UNKNOWN ) // PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_UNKNOWN )
PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_OTHER ) PORT_CODE(KEYCODE_M) PORT_NAME("IN0-01") PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_OTHER ) PORT_CODE(KEYCODE_M) PORT_NAME("IN0-01")
PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_OTHER ) PORT_CODE(KEYCODE_L) PORT_NAME("IN0-02") PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_OTHER ) PORT_CODE(KEYCODE_L) PORT_NAME("IN0-02")
PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_BUTTON6 ) PORT_CODE(KEYCODE_X) PORT_NAME("P1 - Big / Switch Controls") PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_BUTTON6 ) PORT_CODE(KEYCODE_X) PORT_NAME("P1 - Big / Switch Controls")
@ -6429,7 +6429,7 @@ Cherry master type game
.h7 27256 handwritten 5 .h7 27256 handwritten 5
.h8 27256 handwritten 6 .h8 27256 handwritten 6
.h10 27256 stickered 7 E.A.I. .h10 27256 stickered 7 E.A.I.
.g13 82s129 stickered G13 .g13 82s129 stickered G13
.g14 82s129 stickered G14 .g14 82s129 stickered G14
.d12 82s123 handwritten 2 .d12 82s123 handwritten 2
.d13 82s123 stickered D13 .d13 82s123 stickered D13
@ -6438,7 +6438,7 @@ Cherry master type game
open 24 pin socket @ B13 open 24 pin socket @ B13
Daughter board Daughter board
.u5 27512 .u5 27512
Z80 on daughter board Z80 on daughter board
SN76489AN SN76489AN

View File

@ -4,37 +4,37 @@
and similar board / rom numbering (X**-) and similar board / rom numbering (X**-)
The drivers can probably be merged later, although the current per-game handling of the blitter in The drivers can probably be merged later, although the current per-game handling of the blitter in
homedata.c should be looked at. homedata.c should be looked at.
Notes from Stefan Lindberg: Notes from Stefan Lindberg:
Eprom "x70_a04.5g" had wires attached to it, pin 2 and 16 was joined and pin 1,32,31,30 was joined, i Eprom "x70_a04.5g" had wires attached to it, pin 2 and 16 was joined and pin 1,32,31,30 was joined, i
removed them and read the eprom as the type it was (D27c1000D). removed them and read the eprom as the type it was (D27c1000D).
Measured frequencies: Measured frequencies:
MBL68B09E = 2mhz MBL68B09E = 2mhz
MBL68B09E = 2mhz MBL68B09E = 2mhz
z80 = 4mhz z80 = 4mhz
YM2203 = 2mhz YM2203 = 2mhz
See included PCB pics. See included PCB pics.
Roms: Roms:
Name Size CRC32 Chip Type Name Size CRC32 Chip Type
--------------------------------------------------------------------------------- ---------------------------------------------------------------------------------
x70a07.8l 256 0x7d4c9712 82s129 x70a07.8l 256 0x7d4c9712 82s129
x70a08.7l 256 0xc4e77174 82s129 x70a08.7l 256 0xc4e77174 82s129
x70a09.6l 256 0xd0187957 82s129 x70a09.6l 256 0xd0187957 82s129
x70_a03.8g 32768 0x4e298b2d 27c256 x70_a03.8g 32768 0x4e298b2d 27c256
x70_a04.5g 131072 0x14392fdb D27c1000D x70_a04.5g 131072 0x14392fdb D27c1000D
x70_a11.1g 32768 0xb394eef7 27c256 x70_a11.1g 32768 0xb394eef7 27c256
x70_b02.12e 32768 0x76c9bb6f 27c256 x70_b02.12e 32768 0x76c9bb6f 27c256
x70_c01.14e 65536 0xd79d072d 27c512 x70_c01.14e 65536 0xd79d072d 27c512

View File

@ -753,7 +753,7 @@
- Crystal: 1x 18.000 MHz. - Crystal: 1x 18.000 MHz.
Etched in copper on board: TP2 Etched in copper on board: TP2
.U30 2732a ; stickered (c) 1993 MICRO MFG TURBO POKER CHAR, ROM. .U30 2732a ; stickered (c) 1993 MICRO MFG TURBO POKER CHAR, ROM.
@ -1197,12 +1197,12 @@ static WRITE8_DEVICE_HANDLER( counterlamps_w )
//static READ8_DEVICE_HANDLER( ppi2_portc_r ) //static READ8_DEVICE_HANDLER( ppi2_portc_r )
//{ //{
// return; // return;
//} //}
//static WRITE8_DEVICE_HANDLER( ppi2_portc_w ) //static WRITE8_DEVICE_HANDLER( ppi2_portc_w )
//{ //{
// /* PC0-PC2 don't seems to be connected to any output */ // /* PC0-PC2 don't seems to be connected to any output */
//} //}
@ -1224,8 +1224,8 @@ static WRITE8_HANDLER( vram_data_w )
np_vram[np_addr] = data & 0xff; np_vram[np_addr] = data & 0xff;
/* trigger 8255-2 port C bit 7 (/OBF) */ /* trigger 8255-2 port C bit 7 (/OBF) */
// i8255a_pc7_w(devtag_get_device(device->machine, "ppi8255_2"), 0); // i8255a_pc7_w(devtag_get_device(device->machine, "ppi8255_2"), 0);
// i8255a_pc7_w(devtag_get_device(device->machine, "ppi8255_2"), 1); // i8255a_pc7_w(devtag_get_device(device->machine, "ppi8255_2"), 1);
} }
@ -1290,7 +1290,7 @@ static ADDRESS_MAP_START( norautp_portmap, ADDRESS_SPACE_IO, 8 )
ADDRESS_MAP_GLOBAL_MASK(0xff) ADDRESS_MAP_GLOBAL_MASK(0xff)
AM_RANGE(0x60, 0x63) AM_MIRROR(0x1c) AM_DEVREADWRITE("ppi8255_0", i8255a_r, i8255a_w) AM_RANGE(0x60, 0x63) AM_MIRROR(0x1c) AM_DEVREADWRITE("ppi8255_0", i8255a_r, i8255a_w)
AM_RANGE(0xa0, 0xa3) AM_MIRROR(0x1c) AM_DEVREADWRITE("ppi8255_1", i8255a_r, i8255a_w) AM_RANGE(0xa0, 0xa3) AM_MIRROR(0x1c) AM_DEVREADWRITE("ppi8255_1", i8255a_r, i8255a_w)
// AM_RANGE(0xc0, 0xc3) AM_MIRROR(0x3c) AM_DEVREADWRITE("ppi8255_2", i8255a_r, i8255a_w) // AM_RANGE(0xc0, 0xc3) AM_MIRROR(0x3c) AM_DEVREADWRITE("ppi8255_2", i8255a_r, i8255a_w)
AM_RANGE(0xc0, 0xc0) AM_MIRROR(0x3c) AM_READWRITE(vram_data_r, vram_data_w) AM_RANGE(0xc0, 0xc0) AM_MIRROR(0x3c) AM_READWRITE(vram_data_r, vram_data_w)
AM_RANGE(0xc1, 0xc1) AM_MIRROR(0x3c) AM_WRITE(vram_addr_w) AM_RANGE(0xc1, 0xc1) AM_MIRROR(0x3c) AM_WRITE(vram_addr_w)
AM_RANGE(0xc2, 0xc2) AM_MIRROR(0x3c) AM_READ(test_r) AM_RANGE(0xc2, 0xc2) AM_MIRROR(0x3c) AM_READ(test_r)
@ -1348,7 +1348,7 @@ static ADDRESS_MAP_START( dphla_map, ADDRESS_SPACE_PROGRAM, 8 )
ADDRESS_MAP_END ADDRESS_MAP_END
static ADDRESS_MAP_START( dphltest_map, ADDRESS_SPACE_PROGRAM, 8 ) static ADDRESS_MAP_START( dphltest_map, ADDRESS_SPACE_PROGRAM, 8 )
// ADDRESS_MAP_GLOBAL_MASK(0x7fff) /* A15 not connected */ // ADDRESS_MAP_GLOBAL_MASK(0x7fff) /* A15 not connected */
AM_RANGE(0x0000, 0x6fff) AM_ROM AM_RANGE(0x0000, 0x6fff) AM_ROM
AM_RANGE(0x7000, 0x7fff) AM_RAM AM_RANGE(0x7000, 0x7fff) AM_RAM
AM_RANGE(0x8000, 0x87ff) AM_RAM AM_BASE(&generic_nvram) AM_SIZE(&generic_nvram_size) AM_RANGE(0x8000, 0x87ff) AM_RAM AM_BASE(&generic_nvram) AM_SIZE(&generic_nvram_size)
@ -1612,12 +1612,12 @@ static I8255A_INTERFACE (ppi8255_intf_1)
//{ //{
/* (c0-c3) Group A Mode 2 (5-lines handshacked bidirectional port) /* (c0-c3) Group A Mode 2 (5-lines handshacked bidirectional port)
Group B Mode 0, output; (see below for lines PC0-PC2) */ Group B Mode 0, output; (see below for lines PC0-PC2) */
// DEVCB_HANDLER(vram_data_r), /* Port A read (VRAM data read)*/ // DEVCB_HANDLER(vram_data_r), /* Port A read (VRAM data read)*/
// DEVCB_NULL, /* Port B read */ // DEVCB_NULL, /* Port B read */
// DEVCB_HANDLER(ppi2_portc_r), /* Port C read */ // DEVCB_HANDLER(ppi2_portc_r), /* Port C read */
// DEVCB_HANDLER(vram_data_w), /* Port A write (VRAM data write) */ // DEVCB_HANDLER(vram_data_w), /* Port A write (VRAM data write) */
// DEVCB_HANDLER(vram_addr_w), /* Port B write (VRAM address write) */ // DEVCB_HANDLER(vram_addr_w), /* Port B write (VRAM address write) */
// DEVCB_HANDLER(ppi2_portc_w) /* Port C write */ // DEVCB_HANDLER(ppi2_portc_w) /* Port C write */
/* PPI-2 is configured as mixed mode2 and mode0 output. /* PPI-2 is configured as mixed mode2 and mode0 output.
It means that port A should be bidirectional and port B just as output. It means that port A should be bidirectional and port B just as output.
@ -1640,7 +1640,7 @@ static MACHINE_DRIVER_START( noraut_base )
/* 3x 8255 */ /* 3x 8255 */
MDRV_I8255A_ADD( "ppi8255_0", ppi8255_intf_0 ) MDRV_I8255A_ADD( "ppi8255_0", ppi8255_intf_0 )
MDRV_I8255A_ADD( "ppi8255_1", ppi8255_intf_1 ) MDRV_I8255A_ADD( "ppi8255_1", ppi8255_intf_1 )
// MDRV_I8255A_ADD( "ppi8255_2", ppi8255_intf_2 ) // MDRV_I8255A_ADD( "ppi8255_2", ppi8255_intf_2 )
/* video hardware */ /* video hardware */
MDRV_SCREEN_ADD("screen", RASTER) MDRV_SCREEN_ADD("screen", RASTER)
@ -1961,7 +1961,7 @@ ROM_START( dphl )
ROM_LOAD( "dphl_36e3.u18", 0x1000, 0x1000, CRC(06cf6789) SHA1(587d883c399348b518e3be4d1dc2581824055328) ) ROM_LOAD( "dphl_36e3.u18", 0x1000, 0x1000, CRC(06cf6789) SHA1(587d883c399348b518e3be4d1dc2581824055328) )
ROM_REGION( 0x1000, "gfx", 0 ) ROM_REGION( 0x1000, "gfx", 0 )
// ROM_FILL( 0x0000, 0x0800, 0xff ) // ROM_FILL( 0x0000, 0x0800, 0xff )
ROM_LOAD( "dphl_model_2_cgi_3939.u31", 0x0000, 0x1000, CRC(2028db2c) SHA1(0f81bb71e88c60df3817f58c28715ce2ea01ad4d) ) ROM_LOAD( "dphl_model_2_cgi_3939.u31", 0x0000, 0x1000, CRC(2028db2c) SHA1(0f81bb71e88c60df3817f58c28715ce2ea01ad4d) )
ROM_REGION( 0x0100, "proms", 0 ) ROM_REGION( 0x0100, "proms", 0 )
@ -2118,51 +2118,51 @@ ROM_END
*/ */
static DRIVER_INIT( norautrh ) static DRIVER_INIT( norautrh )
{ {
// UINT8 *ROM = memory_region(machine, "maincpu"); // UINT8 *ROM = memory_region(machine, "maincpu");
// ROM[0x1110] = 0x00; // ROM[0x1110] = 0x00;
// ROM[0x1111] = 0x00; // ROM[0x1111] = 0x00;
} }
static DRIVER_INIT( norautpn ) static DRIVER_INIT( norautpn )
{ {
// UINT8 *ROM = memory_region(machine, "maincpu"); // UINT8 *ROM = memory_region(machine, "maincpu");
// ROM[0x0827] = 0x00; // ROM[0x0827] = 0x00;
// ROM[0x0828] = 0x00; // ROM[0x0828] = 0x00;
} }
static DRIVER_INIT( norautu ) static DRIVER_INIT( norautu )
{ {
// UINT8 *ROM = memory_region(machine, "maincpu"); // UINT8 *ROM = memory_region(machine, "maincpu");
// ROM[0x083c] = 0x00; // ROM[0x083c] = 0x00;
// ROM[0x083d] = 0x00; // ROM[0x083d] = 0x00;
// ROM[0x083e] = 0x00; // ROM[0x083e] = 0x00;
} }
static DRIVER_INIT( gtipoker ) static DRIVER_INIT( gtipoker )
{ {
// UINT8 *ROM = memory_region(machine, "maincpu"); // UINT8 *ROM = memory_region(machine, "maincpu");
// ROM[0x0cc6] = 0x00; // ROM[0x0cc6] = 0x00;
// ROM[0x0cc7] = 0x00; // ROM[0x0cc7] = 0x00;
// ROM[0x0cc8] = 0x00; // ROM[0x0cc8] = 0x00;
// ROM[0x10a5] = 0x00; // ROM[0x10a5] = 0x00;
// ROM[0x10a6] = 0x00; // ROM[0x10a6] = 0x00;
// ROM[0x10a7] = 0x00; // ROM[0x10a7] = 0x00;
} }
static DRIVER_INIT( dphl ) static DRIVER_INIT( dphl )
{ {
// UINT8 *ROM = memory_region(machine, "maincpu"); // UINT8 *ROM = memory_region(machine, "maincpu");
// ROM[0x1510] = 0x00; // ROM[0x1510] = 0x00;
// ROM[0x1511] = 0x00; // ROM[0x1511] = 0x00;
// ROM[0x1512] = 0x00; // ROM[0x1512] = 0x00;
} }
static DRIVER_INIT( dphla ) static DRIVER_INIT( dphla )
{ {
// UINT8 *ROM = memory_region(machine, "maincpu"); // UINT8 *ROM = memory_region(machine, "maincpu");
// ROM[0x0b09] = 0x00; // ROM[0x0b09] = 0x00;
// ROM[0x0b0a] = 0x00; // ROM[0x0b0a] = 0x00;
// ROM[0x0b0b] = 0x00; // ROM[0x0b0b] = 0x00;
} }

View File

@ -229,7 +229,7 @@ ROM_REGION( 0x100000, "maincpu", 0 ) /* 68k */
DISK_IMAGE("step3", 0, NO_DUMP) DISK_IMAGE("step3", 0, NO_DUMP)
ROM_END ROM_END
//GAME( 1999, stepstag, 0, stepstag, stepstag, 0, ROT0, "Jaleco", "Stepping Stage", GAME_NO_SOUND| GAME_NOT_WORKING) // Original Game //GAME( 1999, stepstag, 0, stepstag, stepstag, 0, ROT0, "Jaleco", "Stepping Stage", GAME_NO_SOUND| GAME_NOT_WORKING) // Original Game
GAME( 1999, stepstag, 0, stepstag, stepstag, 0, ROT0, "Jaleco", "Stepping Stage Special", GAME_NO_SOUND| GAME_NOT_WORKING) GAME( 1999, stepstag, 0, stepstag, stepstag, 0, ROT0, "Jaleco", "Stepping Stage Special", GAME_NO_SOUND| GAME_NOT_WORKING)
//GAME( 1999, stepstag, 0, stepstag, stepstag, 0, ROT0, "Jaleco", "Stepping Stage 2 Supreme", GAME_NO_SOUND| GAME_NOT_WORKING) //GAME( 1999, stepstag, 0, stepstag, stepstag, 0, ROT0, "Jaleco", "Stepping Stage 2 Supreme", GAME_NO_SOUND| GAME_NOT_WORKING)
GAME( 1999, step3, 0, stepstag, stepstag, 0, ROT0, "Jaleco", "Stepping 3 Superior", GAME_NO_SOUND| GAME_NOT_WORKING) GAME( 1999, step3, 0, stepstag, stepstag, 0, ROT0, "Jaleco", "Stepping 3 Superior", GAME_NO_SOUND| GAME_NOT_WORKING)

View File

@ -1892,7 +1892,7 @@ READ32_HANDLER( n64_si_reg_r )
{ {
switch (offset) switch (offset)
{ {
//case 0x00/4: // SI_DRAM_ADDR_REG //case 0x00/4: // SI_DRAM_ADDR_REG
//return si_dram_addr; //return si_dram_addr;
case 0x18/4: // SI_STATUS_REG case 0x18/4: // SI_STATUS_REG

View File

@ -10,4 +10,4 @@
***************************************************************************/ ***************************************************************************/
extern const char build_version[]; extern const char build_version[];
const char build_version[] = "0.134u3 ("__DATE__")"; const char build_version[] = "0.134u4 ("__DATE__")";