Sprinter/mame
2
0
Fork 0
mirror of https://github.com/holub/mame synced 2025-07-06 10:29:38 +03:00
Code Issues Actions 4 Packages Projects Releases Wiki Activity

i960: Fix disassembly of REG instructions

Browse Source
This commit is contained in:
AJR 2018-02-08 13:54:10 -05:00
parent 3cdb828bce
commit ec79cecc67
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/devices/cpu/i960/i960dis.cpp
View File

@ -163,7 +163,7 @@ offs_t i960_disassembler::disassemble(std::ostream &stream, offs_t pc, const dat
u32 iCode = opcodes.r32(IP); u32 iCode = opcodes.r32(IP);
u8 op = (unsigned char) (iCode >> 24); u8 op = (unsigned char) (iCode >> 24);
u8 op2 = (unsigned char) (iCode >> 7)&0xf; u8 op2 = (unsigned char) (iCode >> 7)&0xf;
u8 opc = 0; u16 opc = 0;
u32 i = 0; u32 i = 0;
u8 model = (unsigned char) (iCode >> 10) &0x3; u8 model = (unsigned char) (iCode >> 10) &0x3;
@ -262,7 +262,7 @@ offs_t i960_disassembler::disassemble(std::ostream &stream, offs_t pc, const dat
} }
if (mnem_reg[i].type == opc) util::stream_format(stream, "%-8s%s", mnem_reg[i].mnem,dis_decode_reg(iCode,0)); if (mnem_reg[i].type == opc) util::stream_format(stream, "%-8s%s", mnem_reg[i].mnem,dis_decode_reg(iCode,0));
else util::stream_format(stream, "%s %02x:%01x %08lx %1x %1x",mnemonic[op].mnem,op,op2,iCode, modeh, model); else util::stream_format(stream, "%s %02x:%01x %08lx %1x %1x",mnemonic[op].mnem,op,op2,opc,iCode, modeh, model);
break; break;
case 6: // bitpos and branch type case 6: // bitpos and branch type