Sprinter/mame
2
0
Fork 0
mirror of https://github.com/holub/mame synced 2025-07-05 01:48:29 +03:00
Code Issues Actions 33 Packages Projects Releases Wiki Activity

Mahjong Cafe Paradise board number (nw)

Browse Source
This commit is contained in:
Luca Elia 2016-09-25 19:57:00 +02:00
parent c3e3470cbd
commit fbbc293041
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/mame/drivers/royalmah.cpp
View File

@ -37,7 +37,7 @@ Year + Game Board(s) CPU Company Not
96 Janputer '96 NS503X0727 Z80 Dynax Larger palette, RTC 96 Janputer '96 NS503X0727 Z80 Dynax Larger palette, RTC
97 Janputer Special CS166P008 + NS5110207 Z80 Dynax Larger palette, RTC 97 Janputer Special CS166P008 + NS5110207 Z80 Dynax Larger palette, RTC
99 Mahjong Cafe Break NS528-9812 TLCS-90 Nakanihon / Dynax Undumped internal rom 99 Mahjong Cafe Break NS528-9812 TLCS-90 Nakanihon / Dynax Undumped internal rom
99 Mahjong Cafe Paradise ? + Techno Top Limited TLCS-90 Techno-Top? Undumped internal rom 99 Mahjong Cafe Paradise ? + TSS001-0001 TLCS-90 Techno-Top Undumped internal rom
----------------------------------------------------------------------------------------------------------------------- -----------------------------------------------------------------------------------------------------------------------
TODO: TODO:
@ -4297,7 +4297,7 @@ Mahjong Cafe Paradise
Royal Mahjong board. No roms on the base board. Royal Mahjong board. No roms on the base board.
Top board looks like typical Dynax with scratched SDIP64. Top board looks like typical Dynax with scratched SDIP64.
It is marked 'Techno Top Limited' and has just 2 eproms and 2 PROMs. It is marked 'TSS001-0001 - Techno Top Limited' and has just 2 eproms and 2 PROMs.
Everything else is scratched but there's a 32.768kHz OSC, RTC and connected battery. Everything else is scratched but there's a 32.768kHz OSC, RTC and connected battery.
Also, 4 DIP sw each with 10 switches and an 8MHz OSC next to the SDIP64 chip, Also, 4 DIP sw each with 10 switches and an 8MHz OSC next to the SDIP64 chip,
and a PLCC68 chip (likely FPGA) and a PLCC68 chip (likely FPGA)