mame/src/mess/machine/isa_aha1542.c

205 lines
6.7 KiB
C

/**********************************************************************
*
* Adaptec AHA-1542{,C,CF} SCSI Controller
*
* Copyright MESS Team.
* Visit http://mamedev.org for licensing and usage restrictions.
*
**********************************************************************/
/*
PCB layout
----------
Floppy SCSI
+-----------+ +------------------+ +-
+-----+-----------+-+------------------+--+
| |
| DIPSW DS1 |\
| +-----+ | |
| | | Y1 +---+ TRM TRM | |
| | U3 | |U5 | |S|
| U8 +-----+ +---+ |C|
| +---+ +------+ +-------+ |S|
| |U13| |U15 | Y2 | | |I|
| +---+ +------+ | | | |
| |U16 | |U17 | | |
| +------+ +-------+ |/
+-----------------------------------------+
||||||||| ||||||||||||||||||||||||| |
DIPSW sw1 - sw8
U3 Intel chip labelled "AHA-1542CF/552800-01 D/9346", probably FDC (82077)
U5 Z84C0010VEC
U8 EEPROM(?) labelled 545120A
U13 CXK5864CM-10LL (64kbit SRAM)
U15 M27C256B labelled "ADAPTEC INC/553801-00 C/MCODE 563D/(C) 1993"
U16 M27C256B labelled "ADAPTEC INC/553601-00 C/BIOS C38D/(C) 1993"
U17 AIC-7970Q
Y1 XTAL SRX4054 93-38
Y2 XTAL SRX4053 93-40
TRM Dallas DS2107AS (SCSI termination)
DS1 LED
*/
/*
* The PCB has a couple of DIP switches:
*
* sw1 on enable termination
* off software-controlled termination
*
* sw2 sw3 sw4 I/O Port
* off off off 0x330 - 0x333 (default)
* on off off 0x334 - 0x337
* off on off 0x230 - 0x233
* on on off 0x234 - 0x237
* off off on 0x130 - 0x133
* on off on 0x134 - 0x137
* off on on reserved
* on on on reserved
*
* sw5 on disable floppy interface
* off enable floppy interface
*
* sw6 sw7 sw8 BIOS base address
* off off off 0xdc000 (default)
* on off off 0xd8000
* off on off 0xd4000
* on on off 0xd0000
* off off on 0xcc000
* on off on 0xc8000
* off on on reserved
* on on on BIOS disabled
*
* source: http://download.adaptec.com/pdfs/installation_guides/1540cfig.pdf
*/
#include "isa_aha1542.h"
#include "cpu/z80/z80.h"
// I/O Port interface
// READ Port x+0: STATUS
// WRITE Port x+0: CONTROL
//
// READ Port x+1: DATA
// WRITE Port x+1: COMMAND
//
// READ Port x+2: INTERRUPT STATUS
// WRITE Port x+2: (undefined?)
//
// R/W Port x+3: (undefined)
// READ STATUS flags
#define STAT_STST 0x80 // self-test in progress
#define STAT_DIAGF 0x40 // internal diagnostic failure
#define STAT_INIT 0x20 // mailbox initialization required
#define STAT_IDLE 0x10 // HBA is idle
#define STAT_CDFULL 0x08 // Command/Data output port is full
#define STAT_DFULL 0x04 // Data input port is full
#define STAT_INVCMD 0x01 // Invalid command
// READ INTERRUPT STATUS flags
#define INTR_ANY 0x80 // any interrupt
#define INTR_SRCD 0x08 // SCSI reset detected
#define INTR_HACC 0x04 // HA command complete
#define INTR_MBOA 0x02 // MBO empty
#define INTR_MBIF 0x01 // MBI full
// WRITE CONTROL commands
#define CTRL_HRST 0x80 // Hard reset
#define CTRL_SRST 0x40 // Soft reset
#define CTRL_IRST 0x20 // interrupt reset
#define CTRL_SCRST 0x10 // SCSI bus reset
// READ/WRITE DATA commands
#define CMD_NOP 0x00 // No operation
#define CMD_MBINIT 0x01 // mailbox initialization
#define CMD_START_SCSI 0x02 // Start SCSI command
#define CMD_BIOSCMD 0x03 // undocumented BIOS conmmand (shadow RAM etc.)
#define CMD_INQUIRY 0x04 // Adapter inquiry
#define CMD_EMBOI 0x05 // enable Mailbox Out Interrupt
#define CMD_SELTIMEOUT 0x06 // Set SEL timeout
#define CMD_BUSON_TIME 0x07 // set bus-On time
#define CMD_BUSOFF_TIME 0x08 // set bus-off time
#define CMD_DMASPEED 0x09 // set ISA DMA speed
#define CMD_RETDEVS 0x0a // return installed devices
#define CMD_RETCONF 0x0b // return configuration data
#define CMD_TARGET 0x0c // set HBA to target mode
#define CMD_RETSETUP 0x0d // return setup data
#define CMD_ECHO 0x1f // ECHO command data (NetBSD says it is 0x1e)
// these are for 1541C only:
#define CMD_RETDEVSHI 0x23 // return devices 8-15 (from NetBSD)
#define CMD_EXTBIOS 0x28 // return extended BIOS information
#define CMD_MBENABLE 0x29 // set mailbox interface enable
const device_type AHA1542 = &device_creator<aha1542_device>;
#define Z84C0010_TAG "u5"
READ8_MEMBER( aha1542_device::aha1542_r )
{
printf("aha1542_r(): pc=0x%08x offset=%d\n", (unsigned) machine().firstcpu->pc(), offset);
return 0xff;
}
WRITE8_MEMBER( aha1542_device::aha1542_w )
{
printf("aha1542_w(): pc=0x%08x offset=%d data=0x%02x\n", (unsigned) machine().firstcpu->pc(), offset, data);
}
//-------------------------------------------------
// ROM( aha1542 )
//-------------------------------------------------
ROM_START( aha1542 )
ROM_REGION( 0x8000, "aha1542", 0 )
ROM_LOAD( "553601-00.u16", 0x0000, 0x8000, CRC(AB22FC02) SHA1(f9f783e0272fc14ba3de32316997f1f6cadc67d0) ) /* Adaptec 1540CF/1542CF BIOS v2.01 */
ROM_REGION( 0x8000, Z84C0010_TAG, 0 )
ROM_LOAD( "553801-00.u15", 0x0000, 0x8000, CRC(7824397E) SHA1(35bc2c8fab31aad3190a478f2dc8f3a72958cf04) ) /* ADAPTEC, INC MCODE */
ROM_END
static ADDRESS_MAP_START( z84c0010_mem, AS_PROGRAM, 8, aha1542_device )
AM_RANGE(0x0000, 0x7fff) AM_ROM AM_REGION(Z84C0010_TAG, 0)
AM_RANGE(0x8000, 0x800f) AM_NOP // something is mapped there
AM_RANGE(0x9000, 0xafff) AM_RAM // 2kb RAM chip
AM_RANGE(0xe000, 0xe0ff) AM_RAM // probably PC<->Z80 communication area
AM_RANGE(0xb000, 0xb000) AM_NOP // something?
ADDRESS_MAP_END
static MACHINE_CONFIG_FRAGMENT( aha1542 )
MCFG_CPU_ADD(Z84C0010_TAG, Z80, XTAL_12MHz)
MCFG_CPU_PROGRAM_MAP( z84c0010_mem )
MACHINE_CONFIG_END
const rom_entry *aha1542_device::device_rom_region() const
{
return ROM_NAME( aha1542 );
}
machine_config_constructor aha1542_device::device_mconfig_additions() const
{
return MACHINE_CONFIG_NAME( aha1542 );
}
aha1542_device::aha1542_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock) :
device_t(mconfig, AHA1542, "AHA1542 SCSI Controller", tag, owner, clock, "aha1542", __FILE__ ),
device_isa16_card_interface(mconfig, *this)
{
}
void aha1542_device::device_start()
{
set_isa_device();
m_isa->install_rom(this, 0xdc000, 0xdffff, 0, 0, "aha1542", "aha1542");
m_isa->install_device(0x330, 0x333, 0, 0, read8_delegate(FUNC( aha1542_device::aha1542_r ), this),
write8_delegate(FUNC( aha1542_device::aha1542_w ), this) );
}
void aha1542_device::device_reset()
{
}