mirror of
https://github.com/holub/mame
synced 2025-05-22 21:58:57 +03:00
118 lines
3.1 KiB
C
118 lines
3.1 KiB
C
/***************************************************************************
|
|
|
|
Intel Intellec MDS
|
|
|
|
28/06/2011 Skeleton driver.
|
|
|
|
This is a prototyping machine, very complex and expensive.
|
|
|
|
It does all i/o via uarts, that is TTY, paper-tape puncher, CRT terminal.
|
|
It also has proms which can be dynamically programmed to alter the machine
|
|
architecture, so internal ports change meaning mid-stream. (e.g. port 80).
|
|
|
|
The code below is just a sample; it does not represent any aspect of the
|
|
real hardware.
|
|
|
|
****************************************************************************/
|
|
|
|
#include "emu.h"
|
|
#include "cpu/i8085/i8085.h"
|
|
//#include "machine/ins8250.h"
|
|
#include "machine/terminal.h"
|
|
|
|
|
|
class imds_state : public driver_device
|
|
{
|
|
public:
|
|
imds_state(const machine_config &mconfig, device_type type, const char *tag)
|
|
: driver_device(mconfig, type, tag),
|
|
m_maincpu(*this, "maincpu"),
|
|
m_terminal(*this, TERMINAL_TAG)
|
|
{ }
|
|
|
|
required_device<cpu_device> m_maincpu;
|
|
required_device<generic_terminal_device> m_terminal;
|
|
DECLARE_READ8_MEMBER(term_r);
|
|
DECLARE_READ8_MEMBER(term_status_r);
|
|
DECLARE_WRITE8_MEMBER(kbd_put);
|
|
UINT8 m_term_data;
|
|
virtual void machine_reset();
|
|
};
|
|
|
|
READ8_MEMBER( imds_state::term_status_r )
|
|
{
|
|
UINT8 ret = m_term_data;
|
|
m_term_data = 0;
|
|
return ret;
|
|
}
|
|
|
|
READ8_MEMBER( imds_state::term_r )
|
|
{
|
|
return (m_term_data) ? 0x21 : 0x20;
|
|
}
|
|
|
|
static ADDRESS_MAP_START(imds_mem, AS_PROGRAM, 8, imds_state)
|
|
ADDRESS_MAP_UNMAP_HIGH
|
|
AM_RANGE(0x0000, 0x1fff) AM_ROM
|
|
AM_RANGE(0x2000, 0xffff) AM_RAM
|
|
ADDRESS_MAP_END
|
|
|
|
static ADDRESS_MAP_START(imds_io, AS_IO, 8, imds_state)
|
|
ADDRESS_MAP_UNMAP_HIGH
|
|
ADDRESS_MAP_GLOBAL_MASK(0xff)
|
|
ADDRESS_MAP_END
|
|
|
|
/* Input ports */
|
|
static INPUT_PORTS_START( imds )
|
|
INPUT_PORTS_END
|
|
|
|
WRITE8_MEMBER( imds_state::kbd_put )
|
|
{
|
|
m_term_data = data;
|
|
}
|
|
|
|
static GENERIC_TERMINAL_INTERFACE( terminal_intf )
|
|
{
|
|
DEVCB_DRIVER_MEMBER(imds_state, kbd_put)
|
|
};
|
|
|
|
void imds_state::machine_reset()
|
|
{
|
|
m_term_data = 0;
|
|
}
|
|
|
|
//static const ins8250_interface imds_com_interface =
|
|
//{
|
|
// 1843200,
|
|
// DEVCB_NULL,
|
|
// NULL,
|
|
// NULL,
|
|
// NULL
|
|
//};
|
|
|
|
static MACHINE_CONFIG_START( imds, imds_state )
|
|
/* basic machine hardware */
|
|
MCFG_CPU_ADD("maincpu", I8080, XTAL_4MHz) // no idea of clock.
|
|
MCFG_CPU_PROGRAM_MAP(imds_mem)
|
|
MCFG_CPU_IO_MAP(imds_io)
|
|
|
|
// MCFG_INS8250_ADD( "ins8250", imds_com_interface )
|
|
|
|
/* video hardware */
|
|
MCFG_GENERIC_TERMINAL_ADD(TERMINAL_TAG, terminal_intf)
|
|
MACHINE_CONFIG_END
|
|
|
|
/* ROM definition */
|
|
ROM_START( imds )
|
|
ROM_REGION( 0x10000, "maincpu", ROMREGION_ERASEFF )
|
|
ROM_LOAD( "a62_2716.bin", 0x0000, 0x0800, CRC(86a55b2f) SHA1(21033f7abb2c3e08028613e0c35ffecb703ff4f1))
|
|
ROM_LOAD( "a51_2716.bin", 0x0800, 0x0800, CRC(ee55c448) SHA1(16c2f7e3b5baeb398adcc59603943910813e6a9b))
|
|
ROM_LOAD( "a52_2716.bin", 0x1000, 0x0800, CRC(8db1b33e) SHA1(6fc5e438009636dd6d7185071b152b0491d3baeb))
|
|
ROM_LOAD( "a53_2716.bin", 0x1800, 0x0800, CRC(01690f4f) SHA1(eadef30a3797f41e08d28e7691f8de44c0f3b8ea))
|
|
ROM_END
|
|
|
|
/* Driver */
|
|
|
|
/* YEAR NAME PARENT COMPAT MACHINE INPUT INIT COMPANY FULLNAME FLAGS */
|
|
COMP( 1983, imds, 0, 0, imds, imds, driver_device, 0, "Intel", "Intellec MDS", GAME_NOT_WORKING | GAME_NO_SOUND)
|