--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 23.800 ns
From           : HDD_C[3]
To             : $00051
From Clock     : --
To Clock       : TG42_IN
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 50.000 ns
From           : STWG[2]
To             : CLK_WG
From Clock     : TG42_IN
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.000 ns
From           : TG42_IN
To             : TG42_BUF
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 51.000 ns
From           : SL
To             : LR_T[1]
From Clock     : --
To Clock       : TG42_IN
Failed Paths   : 0

Type           : Clock Setup: 'TG42_IN'
Slack          : -47.000 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 9.62 MHz ( period = 104.000 ns )
From           : /RESET
To             : $00051
From Clock     : TG42_IN
To Clock       : TG42_IN
Failed Paths   : 57

Type           : Clock Setup: 'STE'
Slack          : -21.000 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 19.23 MHz ( period = 52.000 ns )
From           : LR_T[0]
To             : REG_P[2]
From Clock     : STE
To Clock       : STE
Failed Paths   : 6

Type           : Clock Setup: 'RSTB'
Slack          : -21.000 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 19.23 MHz ( period = 52.000 ns )
From           : LR_T[0]
To             : REG_P[2]
From Clock     : RSTB
To Clock       : RSTB
Failed Paths   : 6

Type           : Clock Setup: 'WSTB'
Slack          : -21.000 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 19.23 MHz ( period = 52.000 ns )
From           : LR_T[0]
To             : REG_P[2]
From Clock     : WSTB
To Clock       : WSTB
Failed Paths   : 6

Type           : Clock Hold: 'TG42_IN'
Slack          : -12.200 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : FDD_1440
To             : $00021
From Clock     : TG42_IN
To Clock       : TG42_IN
Failed Paths   : 48

Type           : Clock Hold: 'STE'
Slack          : 5.000 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : REG_P[1]
To             : REG_P[2]
From Clock     : STE
To Clock       : STE
Failed Paths   : 0

Type           : Clock Hold: 'RSTB'
Slack          : 5.000 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : REG_P[1]
To             : REG_P[2]
From Clock     : RSTB
To Clock       : RSTB
Failed Paths   : 0

Type           : Clock Hold: 'WSTB'
Slack          : 5.000 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : REG_P[1]
To             : REG_P[2]
From Clock     : WSTB
To Clock       : WSTB
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 123

--------------------------------------------------------------------------------------

