refactoring jack and new monitor r9

This commit is contained in:
romych committed 2026-06-08 18:33:43 +03:00
1 parent ba98cd404b
commit cdadf337a4
6 files changed
+1010 -553

No files matched your search

+1 -1
View File
@@ -144,7 +144,7 @@ MAX_MOD EQU 0x0F
FCB_INFO_LEN EQU 15 ; length of FCB info bytes to match
;NXT_REC EQU 0x20
; ------------------------------------------------------
PIC_POLL_MODE EQU 0x0A
PIC_POLL_MODE EQU 0b00001010
PORT_C4 EQU 0x10
PRINTER_ACK EQU 0x10
PRINTER_IRQ EQU 0x08
+4 -4
View File
@@ -135,16 +135,16 @@ m_start:
OUT (TMR_DD70C2), A
.conf_pic:
; Config PIC
LD A,00010010b ; ICW1 edge trigger, interval 8, sin...
LD A,00010010b ; ICW1 edge trigger, interval 8, single, no ICW4
OUT (PIC_DD75RS), A
XOR A
OUT (PIC_DD75RM), A ; ICW2
OUT (PIC_DD75RM), A ; ICW2 Interrupt vector address
CPL
OUT (PIC_DD75RM), A ; ICW3 no slave
LD A,00100000b
OUT (PIC_DD75RS), A ; Non-specific EOI command, End of I...
LD A, PIC_POLL_MODE
OUT (PIC_DD75RS), A ; Poll mode, poll on next RD
LD A, PIC_POLL_MODE ; 00001010
OUT (PIC_DD75RS), A ; Poll mode, Read IRR by next #RD
LD A, 0x80
OUT (KBD_DD78PC), A ; TODO: - Check using this 7th bit