RomanRom2/ossc
1
0 Fork 0
mirror of https://github.com/marqs85/ossc synced 2026-11-04 14:17:25 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity

prevent potential alignment issues wrt. link & load

Browse Source
This commit is contained in:
marqs committed 2025-04-09 23:58:29 +03:00
1 parent e74da07802
commit 3abd3d7ec0
2 files changed
+7 -5
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

software/sys_controller/link.common.ld
+5 -3
View File
@@ -54,6 +54,7 @@ SECTIONS
*(.rodata.*)
*(.srodata);
*(.srodata.*)
. = ALIGN(4);
} > flash_imem
/*--------------------------------------------------------------------*/
@@ -84,18 +85,18 @@ SECTIONS
} > dataram
.text_bram : AT ( LOADADDR (.rodata) + SIZEOF (.rodata) ) {
PROVIDE (__ram_text_start = ABSOLUTE(.));
. = ALIGN(4);
PROVIDE (__ram_text_start = ABSOLUTE(.));
*(.text_bram);
LONG(0)
. = ALIGN(4);
PROVIDE (__ram_text_end = ABSOLUTE(.));
} > dataram
PROVIDE (__flash_text_bram_start = LOADADDR(.text_bram));
.data : AT ( LOADADDR (.text_bram) + SIZEOF (.text_bram) ) {
PROVIDE (__ram_rwdata_start = ABSOLUTE(.));
. = ALIGN(4);
PROVIDE (__ram_rwdata_start = ABSOLUTE(.));
sdata = .;
_sdata = .;
*(.data);
@@ -106,6 +107,7 @@ SECTIONS
*(.sdata2.*)
edata = .;
_edata = .;
. = ALIGN(4);
PROVIDE (__ram_rwdata_end = ABSOLUTE(.));
} > dataram