RomanRom2/ossc
1
0
Fork 0
mirror of https://github.com/marqs85/ossc synced 2025-04-18 02:52:38 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity

add sync activity detection on tvp7002 frontend

Browse Source
This commit is contained in:
marqs 2023-02-13 18:53:20 +02:00
parent 02b2495221
commit a8a3142071
1 changed files with 15 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
rtl/tvp7002_frontend.v
View File

@ -30,8 +30,6 @@ module tvp7002_frontend (
input VSYNC_i, input VSYNC_i,
input DE_i, input DE_i,
input FID_i, input FID_i,
input hsync_i_polarity,
input vsync_i_polarity,
input vsync_i_type, input vsync_i_type,
input [31:0] hv_in_config, input [31:0] hv_in_config,
input [31:0] hv_in_config2, input [31:0] hv_in_config2,
@ -50,7 +48,8 @@ module tvp7002_frontend (
output reg [10:0] vtotal, output reg [10:0] vtotal,
output reg frame_change, output reg frame_change,
output reg sof_scaler, output reg sof_scaler,
output reg [19:0] pcnt_frame output reg [19:0] pcnt_frame,
output reg sync_active
); );
localparam FID_EVEN = 1'b0; localparam FID_EVEN = 1'b0;
@ -85,6 +84,7 @@ reg [10:0] ypos_pp[PP_PL_START:PP_PL_END] /* synthesis ramstyle = "logic" */;
// Measurement registers // Measurement registers
reg [20:0] pcnt_frame_ctr; reg [20:0] pcnt_frame_ctr;
reg [17:0] syncpol_det_ctr, hsync_hpol_ctr, vsync_hpol_ctr; reg [17:0] syncpol_det_ctr, hsync_hpol_ctr, vsync_hpol_ctr;
reg [3:0] sync_inactive_ctr;
reg [11:0] pcnt_line, pcnt_line_ctr, meas_h_cnt; reg [11:0] pcnt_line, pcnt_line_ctr, meas_h_cnt;
reg pcnt_line_stored; reg pcnt_line_stored;
reg [10:0] meas_v_cnt; reg [10:0] meas_v_cnt;
@ -118,7 +118,7 @@ wire VSYNC_i_np = (VSYNC_i ^ ~vsync_i_pol);
wire HSYNC_i_np = (HSYNC_i ^ ~hsync_i_pol); wire HSYNC_i_np = (HSYNC_i ^ ~hsync_i_pol);
// Sample skip for low-res optimized modes // Sample skip for low-res optimized modes
wire [3:0] H_SKIP = hv_in_config3[27:24] - 1'b1; wire [3:0] H_SKIP = hv_in_config3[27:24];
wire [3:0] H_SAMPLE_SEL = hv_in_config3[31:28]; wire [3:0] H_SAMPLE_SEL = hv_in_config3[31:28];
// SOF position for scaler // SOF position for scaler
@ -262,7 +262,7 @@ always @(posedge CLK_MEAS_i) begin
VSYNC_i_np_prev <= VSYNC_i_np; VSYNC_i_np_prev <= VSYNC_i_np;
end end
// Detect sync polarities // Detect sync polarities and activity
always @(posedge CLK_MEAS_i) begin always @(posedge CLK_MEAS_i) begin
if (syncpol_det_ctr == 0) begin if (syncpol_det_ctr == 0) begin
hsync_i_pol <= (hsync_hpol_ctr > 18'h1ffff); hsync_i_pol <= (hsync_hpol_ctr > 18'h1ffff);
@ -270,6 +270,16 @@ always @(posedge CLK_MEAS_i) begin
hsync_hpol_ctr <= 0; hsync_hpol_ctr <= 0;
vsync_hpol_ctr <= 0; vsync_hpol_ctr <= 0;
if ((vsync_hpol_ctr == '0) | (vsync_hpol_ctr == '1)) begin
if (sync_inactive_ctr == '1)
sync_active <= 1'b0;
else
sync_inactive_ctr <= sync_inactive_ctr + 1'b1;
end else begin
sync_inactive_ctr <= 0;
sync_active <= 1'b1;
end
end else begin end else begin
if (HSYNC_i) if (HSYNC_i)
hsync_hpol_ctr <= hsync_hpol_ctr + 1'b1; hsync_hpol_ctr <= hsync_hpol_ctr + 1'b1;