RomanRom2/ossc
1
0 Fork 0
mirror of https://github.com/marqs85/ossc synced 2026-10-03 02:59:25 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity
237 Commits 8 Branches 38 Tags
9c5e7b5b833c9446263f931a4bcc6b37d971082e
Commit Graph
100 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
marqs 9c5e7b5b83 advanced OSD implementation 2020-10-05 23:05:43 +03:00
marqs b26b213ead Mode preset selection improvements 
* make selection independent of physical input
* select 480p preset based on hsync length in auto mode
* add 720p_50, 1080i_50 and 1080p_50 presets
 2020-08-13 21:32:26 +03:00
marqs 299ac4a24c Clamp/ALC improvements 
* more accurate clamp position selection
* fix user clamp offset adjustment in certain cases
* reduce default ALC V filter to 512
 2020-08-11 18:43:24 +03:00
marqs 8f65defb49 Merge branch 'eatnumber1-fast-output-only-vref' into release 2020-06-21 23:06:23 +03:00
marqs 4b179d2077 Revert "Add a 2x by 3x line3x mode for the PSP's 480x272." 
This reverts commit 2995f43728.
 2020-06-17 02:25:31 +03:00
marqs aa7a92e130 use dash to represent total line count, e.g. 262-p 2020-06-17 02:22:24 +03:00
marqs daf9ec1611 optimize line3x timing 2020-06-14 20:07:24 +03:00
marqs 2823ab9f8b Merge branch 'eatnumber1-psp-line3x' into release 2020-06-14 14:18:01 +03:00
marqs b1892079d8 select 576p / 800x600 preset based on refresh rate 2020-04-28 22:31:57 +03:00
marqs 2319a6f8bd misc tool updates 2020-04-28 18:48:35 +03:00
marqs 0c55cc03bb use LEDs for debug in latency tester mode 2020-02-09 21:35:50 +02:00
marqs a076c6d2db update quartus to 19.1 2020-02-09 21:28:24 +02:00
marqs 8006cad1f2 Analog frontend updates 
* add Clamp/ALC offset option
* add ALC V+H filter options
* add Analog STC LPF option
* update AV3 alternative RGB compatibility option
 2020-02-09 20:21:53 +02:00
marqs aa1e9eb60c tvp7002 related updates 
* fix clock selection function implementation
* add support for ALC filter configuration
* add coarse clamp LPF selection
* add support for clamp/ALC offset
 2020-02-09 20:13:33 +02:00
marqs 286c9a94d1 add Kana set to character ROM 2019-10-27 20:16:48 +02:00
marqs aeb164dd2f increase OSD width in line4x and 5x modes 2019-10-15 20:18:44 +03:00
marqs 70dc68d504 fix dataram size setting 2019-10-12 22:59:04 +03:00
marqs 85c295c5e2 make pll_reconfig more robust 2019-10-12 22:56:10 +03:00
marqs 8e7236dc00 timing optimizations 2019-10-10 01:00:48 +03:00
marqs 9feb96888b fix PLL reference clock switchover logic 2019-10-09 23:58:55 +03:00
marqs 3771d5cb14 fix OSD size in certain modes 2019-10-08 01:08:18 +03:00
marqs ba4614a4f8 correct even/odd field naming 2019-10-08 01:07:25 +03:00
marqs b22365af20 add timeout to pll_reconfig and update postprocess pipeline diagram 2019-10-07 23:20:44 +03:00
marqs 3a12592c53 fix linebuf read address timing bottleneck 2019-10-07 01:25:33 +03:00
marqs 9d496383c3 optimize clock network 
* replace all clock muxes with a single cycloneive_clkctrl to minimize skew
* use a single dynamically configured PLL to comply with cycloneive_clkctrl
 2019-10-06 23:54:32 +03:00
marqs d1fd30019f osd_generator: add M9K support to allow larger character array 2019-10-05 11:33:59 +03:00
marqs a6bdd8cfab free up 1 M9K by modifying altera_jtag_avalon_master 2019-10-03 23:47:59 +03:00
marqs 6266976114 first OSD implementation 2019-10-03 02:03:43 +03:00
marqs aa43991534 add mask color option 2019-09-30 19:31:05 +03:00
marqs c7fc62c038 use symlinks for SW IP BSP files 2019-09-30 18:56:27 +03:00
marqs 077ce8afdc update fitter seed to more optimal value 2019-09-28 12:16:32 +03:00
marqs 1d7f512172 add 384x240 optimized mode 2019-08-30 00:29:30 +03:00
marqs 52e8493873 fix audio infoframe content to comply with HDMI spec 2019-08-24 10:54:13 +03:00
marqs 0fc1a4707b update 400p preset parameters 2019-08-04 23:39:22 +03:00
marqs 4a686da462 improve 400p support 
* 400p in sampler option
* 1600x400 preset for line3x
 2019-08-03 01:29:24 +03:00
marqs df07eece10 add default HDMI VIC compatibility option 2019-07-29 21:26:28 +03:00
marqs b24e6c6366 remote hotkey and display improvements 
* fix direct sampling phase adjustment while in sampling menu
* wrap around sampling phase value in menu
* always display full samplerate value in menu
* enable direct loading of profile 10 and higher
 2019-07-29 20:58:26 +03:00
marqs 5e0277fb48 add Panasonic hack for improving line count tolerance with line2x 2019-07-01 19:15:57 +03:00
marqs 1ba8d68aab set HDMI AVI Infoframe VIC in passthru modes 
The change should fix interlace compatibility with some Denon AV receivers.
 2019-07-01 01:24:18 +03:00
marqs 5d39e2b752 add compatibility option for AV3 to use AV1 RGB (and audio) 2019-06-25 23:22:41 +03:00
marqs d4696271c9 make initconfig and profile versions independent of fw version 2019-06-25 20:02:10 +03:00
marqs f0a14679d9 make H. samplerate fine-tuning more intuitive 2019-06-25 00:23:45 +03:00
marqs 550e57a22b Merge branch 'paulb-nl-samplerate' into release 2019-06-02 22:44:17 +03:00
marqs 3d49b74667 add auto YPbPr CSC option 2019-05-11 13:51:29 +03:00
marqs 125814225f make sampling phase mode-specific 2019-05-08 00:05:16 +03:00
marqs 9e81fb5922 Scanline updates and fixes 
* Enable overlay pattern customization
* Fix non-alternating mode with line4x interlace sources
* Add alternate interval option for pre-linedoubled sources
 2019-03-23 00:09:46 +02:00
marqs f561f4586e enable 35MHz video LPF for 720p & 1080i in auto mode 2019-03-16 01:20:16 +02:00
marqs 2bac00fd82 TX improvements 
* tweak audio parameters
* set AFE level based on PCLK
 2019-01-11 00:26:40 +02:00
marqs 687905780e fix profile load not reading all data 2018-11-24 16:19:46 +02:00
marqs 4c1b211641 Merge branch 'rv-integration' into release 2018-11-14 19:06:59 +02:00
marqs 9533428a92 restore profile import notification 2018-11-07 23:39:25 +02:00
marqs 978ac04a43 add name to profile struct 2018-11-03 18:28:30 +02:00
marqs 97247d1f33 unite audio & non-audio avconfig struct 2018-11-03 18:24:39 +02:00
marqs 3e618cae2c decrease minimum V.active limit 2018-11-03 18:22:57 +02:00
marqs 76d69d19bf switch to RV32E 2018-10-30 01:31:40 +02:00
marqs f2405989e9 Merge branch 'paulb-nl-gbi' into rv-integration 2018-10-24 21:39:55 +03:00
marqs d03e0658a0 Merge branch 'gbi' of git://github.com/paulb-nl/ossc into paulb-nl-gbi 2018-10-24 21:39:28 +03:00
marqs c250042cdb bump max number of profiles to 15 2018-10-22 21:47:25 +03:00
marqs ad056f249f bump line5x-generic default width to 1600 and max. h_total to 2800 2018-10-22 21:44:04 +03:00
marqs 7d9d419a8b enable latency tester on debug build 2018-10-22 21:18:14 +03:00
marqs c4114c3883 Merge branch 'paulb-nl-auto_input' into rv-integration 2018-10-21 00:04:59 +03:00
marqs 525c08a777 fix debug mode printf 2018-10-21 00:04:46 +03:00
marqs 0905620b4d update qsys+bsp build logic and instructions 2018-10-11 00:04:32 +03:00
marqs 055a794b5e move bitswap inside epcq_controller driver 2018-10-09 23:16:37 +03:00
marqs 9777fe8e66 Merge branch 'megari-userdata_import' into rv-integration 2018-10-09 20:57:44 +03:00
marqs 7914a2ee83 clean up and update README 2018-10-08 00:37:42 +03:00
marqs e8d5097ecb replace nios crcCI with hw_crc32 qsys module 2018-10-07 23:38:26 +03:00
marqs 0a747cbce6 i2c_opencores: fix compilation warnings 2018-10-07 23:34:29 +03:00
marqs 4676cbd2f0 integrate zero-riscy 2018-10-06 13:19:12 +03:00
marqs e1d8446752 BSP and sw modifications 2018-09-26 00:19:24 +03:00
marqs 530df663b6 add a list of contributors 2018-05-05 11:29:07 +03:00
marqs 22e49300df fix line2x reverse LPF trigger 2018-04-18 23:14:24 +03:00
marqs c91988e5fb some desperate code size savings 2018-04-16 20:08:11 +03:00
marqs 183b0fa78f Merge branch 'paulb-nl-gain' into release 2018-04-16 19:26:05 +03:00
marqs 70ab55c1fa fix optimized mode mask & position offsets 2018-04-15 23:41:26 +03:00
marqs dcd3d14a53 fix applying of power-on default settings 2018-04-13 01:24:34 +03:00
marqs 37650ca22b misc improvements 
* add character LCD backlight timeout option
* increase h.mask range
* show accurate (fpga-calculated) timings on infoscreen
 2018-03-28 20:09:40 +03:00
marqs 5422953f30 minor optimizations 2018-03-25 00:32:06 +02:00
marqs e6e970227a Merge branch 'megari-profile_handling_simplified' into release 2018-03-24 12:40:11 +02:00
marqs 9ad696dbc3 optimize away one pp stage and unify code formatting 2018-03-12 01:25:23 +02:00
marqs 77d122940b Merge branch 'borti4938-upstream' into release 2018-03-11 22:22:43 +02:00
marqs ba648dd5fe additional timing constraint fixes 2018-03-11 22:22:04 +02:00
marqs 0ab31b30b4 simplify timing constraints 2018-03-07 09:21:19 +02:00
marqs bd1d58660c Add detection for 640x400 VGA Mode 13h 2018-03-06 23:52:10 +02:00
marqs bc1b7419f2 pcm1862: add pre-ADC gain setting 2018-03-02 23:11:52 +02:00
marqs 1cc42b808d pcm1862: fix ADC clkdiv value and use low-latency IIR filter 2018-02-22 22:48:00 +02:00
marqs 9a2c9bb020 Merge branch 'paulb-nl-grayramp' into release 2018-01-26 01:07:07 +02:00
marqs bee64c6fbc allow profile link (to each logical input) via a menu option 2017-12-11 00:51:50 +02:00
marqs 8caa4c1952 Merge branch 'megari-save_last_profile_per_input' into release 2017-12-07 23:29:51 +02:00
marqs 09c735bd5f Merge branch 'save_last_profile_per_input' of git://github.com/megari/ossc into megari-save_last_profile_per_input 2017-12-07 23:29:36 +02:00
marqs dd4ffde231 update to Quartus 17.1 2017-12-07 21:35:08 +02:00
marqs af4f7e17c7 Merge branch '511141-patch-10' into release 2017-10-28 12:12:32 +03:00
marqs 3b8b200d6f Merge branch 'patch-10' of git://github.com/511141/ossc into 511141-patch-10 2017-10-28 12:11:34 +03:00
marqs a24d6b0e3a Update latency tester 
* Enable operation with all sources
* Measure strobe length on low-persistence displays
 2017-10-28 12:10:54 +03:00
marqs 4ae3423acb Update Makefile and README 2017-10-26 00:56:07 +03:00
marqs 1bf279b2a7 Initial latency tester implementation 2017-10-22 22:45:29 +03:00
marqs a8d1fad24a sdc: update input pclk parameters 
-rename to pclk_direct/pclk_indirect for clarity
-raise pclk_indirect from 27MHz to 33MHz to match actual line5x:ed input
 2017-10-22 22:39:15 +03:00
marqs 817012e23e Fix Line2x RLPF trigger position 2017-10-22 22:32:13 +03:00
marqs 75e072d622 Revert some drive strength adjustments to meet timing requirements 2017-10-13 21:03:48 +03:00
marqs 76623292a9 Use lower FPGA pad drive strength on chip-to-chip connections 2017-10-12 02:32:59 +03:00