RomanRom2/ossc
1
0
Fork 0
mirror of https://github.com/marqs85/ossc synced 2025-04-22 21:01:41 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity
299 Commits 6 Branches 35 Tags 7.4 MiB
v1.05
Commit Graph

228 Commits

Author SHA1 Message Date
marqs
124bcc8df8 Fix profile import 2020-11-01 14:32:28 +02:00
marqs
9c5e7b5b83 advanced OSD implementation 2020-10-05 23:05:43 +03:00
marqs
b26b213ead Mode preset selection improvements 
* make selection independent of physical input
* select 480p preset based on hsync length in auto mode
* add 720p_50, 1080i_50 and 1080p_50 presets
 2020-08-13 21:32:26 +03:00
marqs
299ac4a24c Clamp/ALC improvements 
* more accurate clamp position selection
* fix user clamp offset adjustment in certain cases
* reduce default ALC V filter to 512
 2020-08-11 18:43:24 +03:00
marqs
4b179d2077 Revert "Add a 2x by 3x line3x mode for the PSP's 480x272." 
This reverts commit 2995f43728.
 2020-06-17 02:25:31 +03:00
marqs
aa7a92e130 use dash to represent total line count, e.g. 262-p 2020-06-17 02:22:24 +03:00
Russell Harmon
2995f43728 Add a 2x by 3x line3x mode for the PSP's 480x272. 
Temporary commit, I don't want people to use this mode until I can
implement 3x by 3x line3x.
 2020-06-14 09:54:14 +00:00
Russell Harmon
71147c44dd Add 480x272 sampling/optimized mode for the PSP. 
This commit adds both a 480p input sampling mode and line2x optimized
mode for the PSP's 480x272 picture. The line2x optimized mode is enabled
automatically when the sampling mode is selected.

When in-game, the PSP outputs a letterboxed 480p picture. The active
portion of the screen is 480x272, but is treated as 480p (480x720).

In addition, a line2x optimized mode is added which produces a 960x544
output picture, which if desired the top + bottom pixels can be dropped
producing a 960x540 (qHD) picture.

To generate a qHD picture, use the following settings:

V. Active: 270
V. Backporch: 135
 2020-06-03 20:33:36 +00:00
marqs
b1892079d8 select 576p / 800x600 preset based on refresh rate 2020-04-28 22:31:57 +03:00
marqs
2319a6f8bd misc tool updates 2020-04-28 18:48:35 +03:00
marqs85
4dab90a651
Merge pull request #38 from MichelsonChapman/release 
Update lcd.c
 2020-04-08 22:58:12 +03:00
Russell Harmon
bab85e713b Increase max V. Backporch value from 63 to 236 
This change allows highly letterboxed content (e.g. the PSP's 480x272
picture in a 720x480 frame) to be "zoomed" to a full screen picture by
treating the letterbox as horizontal and vertical backporch.

Co-authored-by: Chris Lockfort <clockfort@gmail.com>
 2020-04-07 12:51:36 -07:00
marqs
a076c6d2db update quartus to 19.1 2020-02-09 21:28:24 +02:00
marqs
8006cad1f2 Analog frontend updates 
* add Clamp/ALC offset option
* add ALC V+H filter options
* add Analog STC LPF option
* update AV3 alternative RGB compatibility option
 2020-02-09 20:21:53 +02:00
marqs
aa1e9eb60c tvp7002 related updates 
* fix clock selection function implementation
* add support for ALC filter configuration
* add coarse clamp LPF selection
* add support for clamp/ALC offset
 2020-02-09 20:13:33 +02:00
MichelsonChapman
28d9e40c2f
Update lcd.c 
Mod: Additional delay for copycat lcd module
 2019-11-14 04:03:06 +08:00
marqs
aeb164dd2f increase OSD width in line4x and 5x modes 2019-10-15 20:18:44 +03:00
marqs
70dc68d504 fix dataram size setting 2019-10-12 22:59:04 +03:00
marqs
85c295c5e2 make pll_reconfig more robust 2019-10-12 22:56:10 +03:00
marqs
8e7236dc00 timing optimizations 2019-10-10 01:00:48 +03:00
marqs
9feb96888b fix PLL reference clock switchover logic 2019-10-09 23:58:55 +03:00
marqs
3771d5cb14 fix OSD size in certain modes 2019-10-08 01:08:18 +03:00
marqs
9d496383c3 optimize clock network 
* replace all clock muxes with a single cycloneive_clkctrl to minimize skew
* use a single dynamically configured PLL to comply with cycloneive_clkctrl
 2019-10-06 23:54:32 +03:00
marqs
6266976114 first OSD implementation 2019-10-03 02:03:43 +03:00
marqs
aa43991534 add mask color option 2019-09-30 19:31:05 +03:00
marqs
c7fc62c038 use symlinks for SW IP BSP files 2019-09-30 18:56:27 +03:00
marqs
1d7f512172 add 384x240 optimized mode 2019-08-30 00:29:30 +03:00
marqs
52e8493873 fix audio infoframe content to comply with HDMI spec 2019-08-24 10:54:13 +03:00
marqs
0fc1a4707b update 400p preset parameters 2019-08-04 23:39:22 +03:00
marqs
4a686da462 improve 400p support 
* 400p in sampler option
* 1600x400 preset for line3x
 2019-08-03 01:29:24 +03:00
marqs
df07eece10 add default HDMI VIC compatibility option 2019-07-29 21:26:28 +03:00
marqs
b24e6c6366 remote hotkey and display improvements 
* fix direct sampling phase adjustment while in sampling menu
* wrap around sampling phase value in menu
* always display full samplerate value in menu
* enable direct loading of profile 10 and higher
 2019-07-29 20:58:26 +03:00
marqs
5e0277fb48 add Panasonic hack for improving line count tolerance with line2x 2019-07-01 19:15:57 +03:00
marqs
1ba8d68aab set HDMI AVI Infoframe VIC in passthru modes 
The change should fix interlace compatibility with some Denon AV receivers.
 2019-07-01 01:24:18 +03:00
marqs
5d39e2b752 add compatibility option for AV3 to use AV1 RGB (and audio) 2019-06-25 23:22:41 +03:00
marqs
d4696271c9 make initconfig and profile versions independent of fw version 2019-06-25 20:02:10 +03:00
marqs
f0a14679d9 make H. samplerate fine-tuning more intuitive 2019-06-25 00:23:45 +03:00
paulb-nl
96d33a12b5 Add fine-tune of samplerate for optimized modes 2019-05-31 11:52:44 +02:00
marqs
3d49b74667 add auto YPbPr CSC option 2019-05-11 13:51:29 +03:00
marqs
125814225f make sampling phase mode-specific 2019-05-08 00:05:16 +03:00
marqs
9e81fb5922 Scanline updates and fixes 
* Enable overlay pattern customization
* Fix non-alternating mode with line4x interlace sources
* Add alternate interval option for pre-linedoubled sources
 2019-03-23 00:09:46 +02:00
marqs
f561f4586e enable 35MHz video LPF for 720p & 1080i in auto mode 2019-03-16 01:20:16 +02:00
marqs
2bac00fd82 TX improvements 
* tweak audio parameters
* set AFE level based on PCLK
 2019-01-11 00:26:40 +02:00
marqs
687905780e fix profile load not reading all data 2018-11-24 16:19:46 +02:00
marqs
9533428a92 restore profile import notification 2018-11-07 23:39:25 +02:00
marqs
978ac04a43 add name to profile struct 2018-11-03 18:28:30 +02:00
marqs
97247d1f33 unite audio & non-audio avconfig struct 2018-11-03 18:24:39 +02:00
marqs
3e618cae2c decrease minimum V.active limit 2018-11-03 18:22:57 +02:00
marqs
76d69d19bf switch to RV32E 2018-10-30 01:31:40 +02:00
marqs
d03e0658a0 Merge branch 'gbi' of git://github.com/paulb-nl/ossc into paulb-nl-gbi 2018-10-24 21:39:28 +03:00
marqs
c250042cdb bump max number of profiles to 15 2018-10-22 21:47:25 +03:00
marqs
ad056f249f bump line5x-generic default width to 1600 and max. h_total to 2800 2018-10-22 21:44:04 +03:00
marqs
7d9d419a8b enable latency tester on debug build 2018-10-22 21:18:14 +03:00
marqs
c4114c3883 Merge branch 'paulb-nl-auto_input' into rv-integration 2018-10-21 00:04:59 +03:00
marqs
525c08a777 fix debug mode printf 2018-10-21 00:04:46 +03:00
paulb-nl
f7075a0846 Add 512x240 optimized resolution 2018-10-13 23:47:37 +02:00
paulb-nl
f276cda190 Add support for GBI 360p 2018-10-13 17:33:10 +02:00
paulb-nl
4e4f5749ea Add auto input switching 
Cycle through inputs until sync is found or limit has been reached.
RGsB or YPbPr defaults can be set per input.
Stay on current physical input for a short time when sync is lost.
Press right button on the remote for next input.
 2018-10-11 14:01:14 +02:00
marqs
0905620b4d update qsys+bsp build logic and instructions 2018-10-11 00:04:32 +03:00
marqs
055a794b5e move bitswap inside epcq_controller driver 2018-10-09 23:16:37 +03:00
Ari Sundholm
4984ecf418 Implement loading settings from SD card 2018-10-08 16:58:26 +03:00
Ari Sundholm
a5b329584e Factor writing to Flash memory and SD->Flash copying into functions 
This is in preparation for the feature to import settings from the
SD card.
 2018-10-08 16:58:26 +03:00
marqs
7914a2ee83 clean up and update README 2018-10-08 00:37:42 +03:00
marqs
e8d5097ecb replace nios crcCI with hw_crc32 qsys module 2018-10-07 23:38:26 +03:00
marqs
0a747cbce6 i2c_opencores: fix compilation warnings 2018-10-07 23:34:29 +03:00
marqs
4676cbd2f0 integrate zero-riscy 2018-10-06 13:19:12 +03:00
marqs
e1d8446752 BSP and sw modifications 2018-09-26 00:19:24 +03:00
marqs
22e49300df fix line2x reverse LPF trigger 2018-04-18 23:14:24 +03:00
marqs
c91988e5fb some desperate code size savings 2018-04-16 20:08:11 +03:00
paulb-nl
5dd9f65bc6 Add video Pre-ADC gain setting 2018-04-16 12:21:31 +02:00
marqs
70ab55c1fa fix optimized mode mask & position offsets 2018-04-15 23:41:26 +03:00
marqs
dcd3d14a53 fix applying of power-on default settings 2018-04-13 01:24:34 +03:00
marqs
37650ca22b misc improvements 
* add character LCD backlight timeout option
* increase h.mask range
* show accurate (fpga-calculated) timings on infoscreen
 2018-03-28 20:09:40 +03:00
marqs
5422953f30 minor optimizations 2018-03-25 00:32:06 +02:00
Ari Sundholm
b464a9224b Improve avoidance of profile load induced profile loads 
It was buggy anyway, as pointed out by borti4938.
 2018-03-15 13:28:37 +02:00
Ari Sundholm
0bb490faa0 Don't automagically update profile->input link 2018-03-15 13:27:12 +02:00
Ari Sundholm
5852eb3465 Prevent profile loads induced by profile loads 2018-03-15 13:27:12 +02:00
Ari Sundholm
f337852e19 Implement two-way profile linking in a minimalistic way 2018-03-15 13:27:12 +02:00
borti4938
6278e1026d some code space optimization 2018-03-12 08:05:09 +01:00
marqs
9ad696dbc3 optimize away one pp stage and unify code formatting 2018-03-12 01:25:23 +02:00
borti4938
852054cdd0 finer granulated steps for hybrid sl settings 2018-03-07 10:21:18 +01:00
borti4938
0828addc83 Merge branch 'release' of https://github.com/marqs85/ossc into upstream 2018-03-07 08:29:49 +01:00
marqs
0ab31b30b4 simplify timing constraints 2018-03-07 09:21:19 +02:00
marqs
bd1d58660c Add detection for 640x400 VGA Mode 13h 2018-03-06 23:52:10 +02:00
borti4938
10eff56f28 Merge branch 'release' of https://github.com/marqs85/ossc into upstream 2018-03-06 09:41:59 +01:00
borti4938
670f515141 various post processing pipeline updates: 
- increase number of pipeline stages for scanline generation
- alternative hybrid strength implementation
- add missing file declaration in qsf
 2018-03-06 09:36:21 +01:00
borti4938
3154a83847 re-rename of sl gen option 2018-03-06 09:33:57 +01:00
borti4938
0b51fd7758 - resolve conflicts from merge 
- use hybrid contrast for both sl generation methods: multiplication and linear
 2018-03-06 09:32:02 +01:00
borti4938
1a405c1e2e Merge branch 'scanline_contrast' of https://github.com/paulb-nl/ossc into upstream 
# Conflicts:
#	rtl/scanconverter.v
#	software/sys_controller/ossc/av_controller.c
 2018-03-06 09:30:22 +01:00
marqs
bc1b7419f2 pcm1862: add pre-ADC gain setting 2018-03-02 23:11:52 +02:00
paulb-nl
990bc1563e Add Scanline contrast 
Reduce scanline strength for bright pixels
 2018-02-24 21:56:18 +01:00
marqs
1cc42b808d pcm1862: fix ADC clkdiv value and use low-latency IIR filter 2018-02-22 22:48:00 +02:00
borti4938
5249d313d8 scanlines generation via multiplication 2018-02-22 08:11:26 +01:00
marqs
bee64c6fbc allow profile link (to each logical input) via a menu option 2017-12-11 00:51:50 +02:00
marqs
09c735bd5f Merge branch 'save_last_profile_per_input' of git://github.com/megari/ossc into megari-save_last_profile_per_input 2017-12-07 23:29:36 +02:00
marqs
dd4ffde231 update to Quartus 17.1 2017-12-07 21:35:08 +02:00
Ari Sundholm
04c9137e29 Move default input field from profiles to initconfig 
This makes things consistent. Without this change, the default
input would be dictated by the profile associated with AV1.
 2017-11-11 00:45:49 +02:00
Ari Sundholm
d638b6a650 Shrink write_userdata() by 20 bytes 2017-11-11 00:25:33 +02:00
Ari Sundholm
571b588da7 Shrink the code by 16 bytes by using an array to map values 2017-11-11 00:25:33 +02:00
Ari Sundholm
ab61fd0c67 Don't save initconfig every time the physical input and profile change 
This spares the Flash from some unnecessary writes. If the profile
tied to a physical input changes, this change will be reflected in the
initconfig when the new profile is loaded.
 2017-11-11 00:25:33 +02:00