mirror of
https://github.com/holub/mame
synced 2025-07-04 17:38:08 +03:00
c140: Update comments (nw)
This commit is contained in:
parent
e5cceda218
commit
a08fb6b38d
@ -10,12 +10,7 @@ This chip controls 24 channels (C140) or 16 (219) of PCM.
|
|||||||
16 bytes are associated with each channel.
|
16 bytes are associated with each channel.
|
||||||
Channels can be 8 bit signed PCM, or 12 bit signed PCM.
|
Channels can be 8 bit signed PCM, or 12 bit signed PCM.
|
||||||
|
|
||||||
Timer behavior is not yet handled.
|
TODO: What does the INT0 pin do? Normally Namco tied it to VOL0 (with VOL1 = VCC).
|
||||||
|
|
||||||
Unmapped registers:
|
|
||||||
0x1f8:timer interval? (Nx0.1 ms)
|
|
||||||
0x1fa:irq ack? timer restart?
|
|
||||||
0x1fe:timer switch?(0:off 1:on)
|
|
||||||
|
|
||||||
--------------
|
--------------
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user