Sprinter/mame
2
0
Fork 0
mirror of https://github.com/holub/mame synced 2025-05-30 17:41:47 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity

Last one for today

Browse Source
This commit is contained in:
Angelo Salese 2011-05-21 18:53:29 +00:00
parent 71646f871d
commit f9f3e00625
2 changed files with 26 additions and 25 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/mame/drivers/saturn.c
View File

@ -216,9 +216,6 @@ static void scu_dma_indirect(address_space *space, UINT8 dma_ch); /*DMA level 0
//static int scanline;
static emu_timer *stv_rtc_timer;
/*A-Bus IRQ checks,where they could be located these?*/
#define ABUSIRQ(_irq_,_vector_) \
{ cputag_set_input_line_and_vector(device->machine(), "maincpu", _irq_, HOLD_LINE , _vector_); }
@ -2627,7 +2624,7 @@ static MACHINE_START( stv )
state->m_smpc_ram[0x2d] = DectoBCD(systime.local_time.minute);
state->m_smpc_ram[0x2f] = DectoBCD(systime.local_time.second);
stv_rtc_timer = machine.scheduler().timer_alloc(FUNC(stv_rtc_increment));
state->m_stv_rtc_timer = machine.scheduler().timer_alloc(FUNC(stv_rtc_increment));
}
@ -2915,7 +2912,7 @@ static MACHINE_RESET( stv )
vblank_out_timer->adjust(machine.primary_screen->time_until_pos(0));
scan_timer->adjust(machine.primary_screen->time_until_pos(224, 352));
stv_rtc_timer->adjust(attotime::zero, 0, attotime::from_seconds(1));
state->m_stv_rtc_timer->adjust(attotime::zero, 0, attotime::from_seconds(1));
state->m_prev_bankswitch = 0xff;
}

44
src/mame/includes/stv.h
View File

@ -6,27 +6,31 @@ public:
saturn_state(const machine_config &mconfig, device_type type, const char *tag)
: driver_device(mconfig, type, tag) { }
UINT32 *m_workram_l;
UINT32 *m_workram_h;
UINT8 *m_smpc_ram;
UINT32 *m_backupram;
UINT32 *m_scu_regs;
UINT8 m_NMI_reset;
UINT8 m_en_68k;
UINT16 *m_sound_ram;
UINT32 *m_workram_l;
UINT32 *m_workram_h;
UINT8 *m_smpc_ram;
UINT32 *m_backupram;
UINT32 *m_scu_regs;
UINT16 *m_sound_ram;
UINT8 m_NMI_reset;
UINT8 m_en_68k;
UINT32 m_scu_src[3]; /* Source DMA lv n address*/
UINT32 m_scu_dst[3]; /* Destination DMA lv n address*/
UINT32 m_scu_src_add[3]; /* Source Addition for DMA lv n*/
UINT32 m_scu_dst_add[3]; /* Destination Addition for DMA lv n*/
INT32 m_scu_size[3]; /* Transfer DMA size lv n*/
UINT32 m_scu_index[3];
UINT8 m_stv_multi_bank;
UINT8 m_prev_bankswitch;
int m_minit_boost;
int m_sinit_boost;
attotime m_minit_boost_timeslice;
attotime m_sinit_boost_timeslice;
UINT32 m_scu_src[3]; /* Source DMA lv n address*/
UINT32 m_scu_dst[3]; /* Destination DMA lv n address*/
UINT32 m_scu_src_add[3]; /* Source Addition for DMA lv n*/
UINT32 m_scu_dst_add[3]; /* Destination Addition for DMA lv n*/
INT32 m_scu_size[3]; /* Transfer DMA size lv n*/
UINT32 m_scu_index[3];
int m_minit_boost;
int m_sinit_boost;
attotime m_minit_boost_timeslice;
attotime m_sinit_boost_timeslice;
/* ST-V specific */
UINT8 m_stv_multi_bank;
UINT8 m_prev_bankswitch;
emu_timer *m_stv_rtc_timer;
legacy_cpu_device* m_maincpu;
legacy_cpu_device* m_slave;